NDLI: Design of ternary D flip-flop using one latch with neuron-MOS literal circuit

Content Provider	IEEE Xplore Digital Library
Author	Xuanchang Zhou Guoqiang Hang
Copyright Year	2013
Description	Author affiliation: Sch. of Inf. & Electr. Eng., Zhejiang Univ. City Coll., Hangzhou, China (Xuanchang Zhou; Guoqiang Hang)
Abstract	A new ternary D flip-flop using one latch is presented. In order to meet the non-transparent demand in flip-flops, the narrow pulses produced by the race-hazard of the clock signal are used to control the latch. In the proposed design scheme, literal functions are realized by using neuron-MOS transistors. Then, the pass transistors used to pass ternary signal are controlled by the outputs of the literal circuit to realize ternary inverter and identity cell. As the variable threshold voltage can be achieved easily in neuron-MOS literal circuit, the proposed ternary circuit has simple structure. Compared to the traditional voltage-mode MVL flip-flops, the proposed ternary flip-flop can be fabricated by standard CMOS process with a double-ploy layer, without multi-level ion implantation applied in the conventional voltage-mode multiple-valued circuits. HSPICE simulation results using TSMC 0.35μm double-poly 4-metal CMOS process parameters have verified the characteristics of the proposed scheme. The proposed construction can be easily extended to the design of multiple-valued edge-triggered flip-flop with a higher radix.
Sponsorship	IEEE Circuits Syst. Soc.
Starting Page	272
Ending Page	276
File Size	220725
Page Count	5
File Format	PDF
ISBN	9781467347143
ISSN	21579563
DOI	10.1109/ICNC.2013.6817984
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-07-23
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Latches CMOS circuits neuron-MOS transistor multiple-valued logic Logic gates Inverters CMOS integrated circuits floatinggate MOS Transistors flip-flop Flip-flops Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Quaternary edge-triggered flip-flop with neuron-MOS literal circuit

Novel CMOS ternary flip-flops using double pass-transistor logic

Differential Edge-Triggered Flip-Flops Using Neuron-MOS Transistors

Ternary Schmitt circuit based on neuron-MOS transistor

Novel Differential Flip-Flops Using Neuron-MOS Transistors

Neuron-MOS-based Dynamic Circuits for Multiple-Valued Logic

Design of multi-valued double-edge-triggered JK flip-flop based on neuron MOS transistor

Flexible Ultra-Low-Voltage CMOS Circuit Design Applicable for Digital and Analog Circuits Operating below 300mV

Low-Power Double Edge-Triggered Flip-Flop Circuit Design

Design of ternary D flip-flop using one latch with neuron-MOS literal circuit

Similar Documents

Quaternary edge-triggered flip-flop with neuron-MOS literal circuit

Novel CMOS ternary flip-flops using double pass-transistor logic

Differential Edge-Triggered Flip-Flops Using Neuron-MOS Transistors

Ternary Schmitt circuit based on neuron-MOS transistor

Novel Differential Flip-Flops Using Neuron-MOS Transistors

Neuron-MOS-based Dynamic Circuits for Multiple-Valued Logic

Design of multi-valued double-edge-triggered JK flip-flop based on neuron MOS transistor

Flexible Ultra-Low-Voltage CMOS Circuit Design Applicable for Digital and Analog Circuits Operating below 300mV

Low-Power Double Edge-Triggered Flip-Flop Circuit Design

Design of ternary D flip-flop using one latch with neuron-MOS literal circuit