NDLI: A practical FPGA-based LUT-predistortion technology for switch-mode power amplifier linearization

Content Provider	IEEE Xplore Digital Library
Author	Cerasani, U. Le Moullec, Y. Tian Tong
Copyright Year	2009
Description	Author affiliation: Technological Platforms Section, Department of Electronic systems, Aalborg University, DK-9220, Denmark (Cerasani, U.; Le Moullec, Y.; Tian Tong)
Abstract	In the context of wireless communications, power amplifiers raise a number of issues. Mastering the linearity vs. efficiency trade-off is not trivial. Switch-mode power amplifiers can provide high power efficiency. However, they exhibit significant nonlinearities, which make them difficult to apply in modern high linear modulation wireless systems. In order to enable their use in such systems, a LUT-based predistortion technique targeting switch-mode PA linearization is introduced. Particularly the predistortion function derivation for handling the whole input interval of the nonlinearity predistortion is described. A 0.18µm CMOS Class F power amplifier is used as the study-case for testing and evaluating the proposed approach. Matlab and DSP-Builder blocks targeting a Stratix II FPGA simulation results show that the proposed LUT-based predistortion technique effectively improves the linearity of the switch-mode PA with an average EVM of less than 2%.
Starting Page	1
Ending Page	5
File Size	227091
Page Count	5
File Format	PDF
ISBN	9781424443109
e-ISBN	9781424443116
DOI	10.1109/NORCHP.2009.5397830
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-16
Publisher Place	Norway
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	wireless communications High power amplifiers Phase modulation Switch-mode power amplifier Predistortion LUT Table lookup Communication switching Wireless communication Power amplifiers Linearity digital linearization Field programmable gate arrays Testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ANFIS implementation in FPGA for power amplifier linearization with digital predistortion

Multi-Lookup Table FPGA Implementation of an Adaptive Digital Predistorter for Linearizing RF Power Amplifiers With Memory Effects

A hybrid digital/RF envelope predistortion linearization system for power amplifiers

FPGA implementation of Augmented Hammerstein predistorters for RF power amplifier linearization

A Fast Digital Predistortion Algorithm for Radio-Frequency Power Amplifier Linearization With Loop Delay Compensation

Mobile Phone Power Amplifier Linearity and Efficiency Enhancement Using Digital Predistortion

Mobile phone power amplifier linearity and efficiency enhancement using digital predistortion

A Quadratic-Interpolated LUT-Based Digital Predistortion Technique for Cellular Power Amplifiers

Optimized hardware for polynomial digital predistortion system implementation

A practical FPGA-based LUT-predistortion technology for switch-mode power amplifier linearization

Similar Documents

ANFIS implementation in FPGA for power amplifier linearization with digital predistortion

Multi-Lookup Table FPGA Implementation of an Adaptive Digital Predistorter for Linearizing RF Power Amplifiers With Memory Effects

A hybrid digital/RF envelope predistortion linearization system for power amplifiers

FPGA implementation of Augmented Hammerstein predistorters for RF power amplifier linearization

A Fast Digital Predistortion Algorithm for Radio-Frequency Power Amplifier Linearization With Loop Delay Compensation

Mobile Phone Power Amplifier Linearity and Efficiency Enhancement Using Digital Predistortion

Mobile phone power amplifier linearity and efficiency enhancement using digital predistortion

A Quadratic-Interpolated LUT-Based Digital Predistortion Technique for Cellular Power Amplifiers

Optimized hardware for polynomial digital predistortion system implementation

A practical FPGA-based LUT-predistortion technology for switch-mode power amplifier linearization