NDLI: A hybrid digital/RF envelope predistortion linearization system for power amplifiers

Content Provider	IEEE Xplore Digital Library
Author	Wangmyong Woo Miller, M.D. Kenney, J.S.
Copyright Year	1963
Abstract	This paper presents an adaptive wide-band digitally controlled RF envelope predistortion linearization system for power amplifiers (PAs). A field-programmable gate-array-based lookup table is indexed by a digitized envelope power signal, and instantaneously adjusts the input signal amplitude and phase via an RF vector modulator to compensate for the AM-AM and AM-PM distortion. The advantages of this predistortion architecture over conventional baseband digital approaches are that a 20%-33% wider correction bandwidth is achievable at the same clock speeds, and linearization can be performed without the need for a digital baseband input signal. The timing match between the input RF signal and predistorting signal, which is one of the critical factors for performance, was investigated and adjusted to obtain optimum performance. Using three-carrier cdmaOne and wide-band multitone signals, the linearization performances for a 0.5-W GaAs heterostructure field-effect transistor, a 90-W peak-envelope-power (PEP) silicon LDMOS PA, and a 680-W PEP LDMOS PA were examined. In addition, the predistortion performance variation for different signals was studied in terms of signal envelope statistics, output powers, and PA power capacities.
Sponsorship	IEEE Microwave Theory and Techniques Society
Starting Page	229
Ending Page	237
Page Count	9
File Size	882232
File Format	PDF
ISSN	00189480
Volume Number	53
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency Predistortion Power amplifiers Radiofrequency amplifiers RF signals Broadband amplifiers Baseband Programmable control Adaptive control Digital control predistortion Base station envelope field programmable gate array (FPGA) lookup table (LUT) mixed signal multicarrier power amplifier (MCPA) power amplifier (PA)
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multi-Lookup Table FPGA Implementation of an Adaptive Digital Predistorter for Linearizing RF Power Amplifiers With Memory Effects

Digital Baseband Predistortion Based Linearized Broadband Inverse Class-E Power Amplifier

Low-Cost FPGA Implementation of Volterra Series-Based Digital Predistorter for RF Power Amplifiers

Energy-Efficient Digital Predistortion With Lookup Table Training Using Analog Cartesian Feedback

A Fast Digital Predistortion Algorithm for Radio-Frequency Power Amplifier Linearization With Loop Delay Compensation

A Quadratic-Interpolated LUT-Based Digital Predistortion Technique for Cellular Power Amplifiers

An Improved Doherty Amplifier Using Cascaded Digital Predistortion and Digital Gate Voltage Enhancement

Dynamically optimum lookup-table spacing for power amplifier predistortion linearization

An Accurate Complexity-Reduced “PLUME” Model for Behavioral Modeling and Digital Predistortion of RF Power Amplifiers

A hybrid digital/RF envelope predistortion linearization system for power amplifiers

Similar Documents

Multi-Lookup Table FPGA Implementation of an Adaptive Digital Predistorter for Linearizing RF Power Amplifiers With Memory Effects

Digital Baseband Predistortion Based Linearized Broadband Inverse Class-E Power Amplifier

Low-Cost FPGA Implementation of Volterra Series-Based Digital Predistorter for RF Power Amplifiers

Energy-Efficient Digital Predistortion With Lookup Table Training Using Analog Cartesian Feedback

A Fast Digital Predistortion Algorithm for Radio-Frequency Power Amplifier Linearization With Loop Delay Compensation

A Quadratic-Interpolated LUT-Based Digital Predistortion Technique for Cellular Power Amplifiers

An Improved Doherty Amplifier Using Cascaded Digital Predistortion and Digital Gate Voltage Enhancement

Dynamically optimum lookup-table spacing for power amplifier predistortion linearization

An Accurate Complexity-Reduced “PLUME” Model for Behavioral Modeling and Digital Predistortion of RF Power Amplifiers

A hybrid digital/RF envelope predistortion linearization system for power amplifiers