NDLI: The rules have changed

Content Provider	IEEE Xplore Digital Library
Author	Martin, K.
Copyright Year	2009
Description	Author affiliation: Granite SemiCom Inc., Canada (Martin, K.)
Abstract	Over the last five years, there have been a number of paradigm changes in sub-micron analog circuit design that have significantly changed the game; for example, most analog IC designs involve using IP blocks; realizing complete chips all in-house is just too large a task for a single company to take on; rather, chip realization is more an operation of consolidation of the designs of others; a difficult and error-prone process. Practically, all sub-micron analog designs have extensive digital circuitry for programmability, calibration, test, start-up, etc.; analog designers must also be digital designers. Current digital synthesis flows are geared towards having a single large sea of gates; this doesn't work well for divide-and-conquer and a number of disparate blocks from different providers, with different flows and methodologies. Simulating mixed-mode designs is often more challenging and time consuming than actually doing the designs. Analog designers must also be programmers. Most IP blocks need to be customized for particular applications. If test is not built in, the chances of having a production worthy chip in less than two iterations is small. With a complete mask set often costing more than $1 million, having a large chip not work because of a small analog IP block from a ‘Mom-and-Pop’ IP producer does not make economic sense; however, large IP providers are too big to customize individual designs. Many chips fail because of poor or incorrect communication of required register values and programming requirements; there is no standardization. The ‘necessary tools’ cost upwards of $1 million initial cost and $500K per year operating costs, for sub-micron designs, yet individual IP blocks may sell for only $75K, can easily take 18 months to develop by a complete group, and have few economies of scale. Most designers spend most of their time supporting legacy designs and porting designs to other technologies (and in meetings at larger companies).
Starting Page	1
Ending Page	6
File Size	71082
Page Count	6
File Format	PDF
ISBN	9781424443109
e-ISBN	9781424443116
DOI	10.1109/NORCHP.2009.5397859
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-16
Publisher Place	Norway
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design engineering Costs Circuit simulation Production Analog circuits CMOS technology Calibration Circuit synthesis Circuit testing Analog integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis

Automated synthesis of complex analog circuits

Design of mixed digital-analog circuits on a digital sea-of-transistors array

Analog/RF circuit design techniques for nanometerscale IC technologies

Analog/RF circuit design techniques for nanometerscale IC technologies

Algorithmic ADC using current mode without DAC

ASLIC: a low power CMOS analog circuit design automation

Design of a CMOS operational amplifier amenable to extreme voltage stress

Analog and digital circuit design in 65 nm CMOS: end of the road?

The rules have changed

Similar Documents

The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis

Automated synthesis of complex analog circuits

Design of mixed digital-analog circuits on a digital sea-of-transistors array

Analog/RF circuit design techniques for nanometerscale IC technologies

Analog/RF circuit design techniques for nanometerscale IC technologies

Algorithmic ADC using current mode without DAC

ASLIC: a low power CMOS analog circuit design automation

Design of a CMOS operational amplifier amenable to extreme voltage stress

Analog and digital circuit design in 65 nm CMOS: end of the road?

The rules have changed