NDLI: Test quality: required stuck-at fault coverage with the use of I/sub DDQ/ testing

Please wait, while we are loading the content...

2015 IEEE International Test Conference (ITC)

2014 International Test Conference

2013 IEEE International Test Conference (ITC)

2012 IEEE International Test Conference

2011 IEEE International Test Conference

2010 IEEE International Test Conference

2009 International Test Conference

2008 IEEE International Test Conference

2007 IEEE International Test Conference

2006 IEEE International Test Conference

IEEE International Conference on Test, 2005.

2004 International Conferce on Test

International Test Conference, 2003. Proceedings. ITC 2003.

Proceedings. International Test Conference

Proceedings International Test Conference 2001 (Cat. No.01CH37260)

Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159)

International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034)

Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270)

Proceedings International Test Conference 1997

Proceedings International Test Conference 1996. Test and Design Validity

Proceedings., International Test Conference

Proceedings of 1995 IEEE International Test Conference (ITC)

Proceedings of 1995 IEEE International Test Conference (ITC)

Exact aliasing computation for RAM BIST

Synthesized transparent BIST for detecting scrambled pattern-sensitive faults in RAMs

Deterministic self-test of a high-speed embedded memory and logic processor subsystem

Upset-tolerant CMOS SRAM using current monitoring: prototype and test experiments

The use of linear models for the efficient and accurate testing of A/D converters

Industrial relevance of analog IFA: a fact or a fiction

A comparative analysis of input stimuli for testing mixed-signal LSIs based on current testing

Arbitrary-precision signal generation for bandlimited mixed-signal testing

Visualizing quality

A general purpose ATE based I/sub DDQ/ measurement circuit

SiProbe-a new technology for wafer probing

Parallel delay fault coverage and test quality evaluation

Non-robust versus robust [test generation]

Test vector generation for parametric path delay faults

Classification and test generation for path-delay faults using single stuck-fault tests

Test generation and design for test for a large multiprocessing DSP

Testability, debuggability, and manufacturability features of the UltraSPARC-I microprocessor

Overview of PowerPC 620 multiprocessor verification strategy

Structured design-for-debug-the SuperSPARC II methodology and implementation

A novel low-cost approach to MCM interconnect test

Integrated test solutions and test economics for MCMs

A comparison of test requirements, methods, and results for seven MCM products

Distributed probabilistic diagnosis of MCMs on large area substrates

Matching models to real life for defect reduction

Test SPC: a process to improve test system integrity

User application of statistical process monitor techniques to ASIC critical parameters

A test data collection system for uniform data analysis

Coping with re-usability using sequential ATPG: a practical case study

DFT & ATPG: together again

Low-complexity fault simulation under the multiple observation time testing approach

A fault model and a test method for analog fuzzy logic circuits

A designer's view of chip test

Advantages of high level test synthesis over design for test

Is high level test synthesis just design for test?

The many faces of test synthesis

The case for contract manufacturing

Contract manufacturing: how much can they do?

Re-examining the needs of the mixed-signal test community

Stuck-at faults, PPMs rejects or? What do the SIA roadmaps say?

The final barriers to widespread use of I/sub DDQ/ testing

Test quality: required stuck-at fault coverage with the use of I/sub DDQ/ testing

High-performance circuit testing with slow-speed testers

Avoiding unknown states when scanning mutually exclusive latches

A hierarchical, design-for-testability (DFT) methodology for the rapid prototyping of application-specific signal processors (RASSP)

Supplying known good die for MCM applications using low cost embedded testing

IC performance prediction system

An approach for designing total-dose tolerant MCMs based on current monitoring

Improving DSP-based measurements with spectral interpolation

THD and SNR tests using the simplified Volterra series with adaptive algorithms

Increasing test throughput through the implementation of parallel test on a 16-bit multimedia audio codec

Improvement of the defect level of microcomputer LSI testing

In-system testing of cache memories

Towards 100% testable FIR digital filters

An efficient and economic partitioning approach for testability

A new method for partial scan design based on propagation and justification requirements of faults

On combining design for testability techniques

MCM quality and cost analysis using economics models

Study on the costs of on-site VLSI testing

The P1149.4 Mixed Signal Test Bus: costs and benefits

A gate-array-based 666 MHz VLSI test system

A low-cost high-performance CMOS timing vernier for ATE

Evaluating waveform generation capabilities of VLSI test systems

IDDQ testing of CMOS opens: an experimental study

Production I/sub DDQ/ testing with passive current compensation

Finding defects with fault models

Timing-driven test point insertion for full-scan and partial-scan BIST

Test point insertion for an area efficient BIST

Performance driven BIST technique for random logic

I/sub DDQ/ and voltage testable CMOS flip-flop configurations

A detailed analysis of GOS defects in MOS transistors: testing implications at circuit level

Inductive contamination analysis (ICA) with SRAM application

Algorithmic extraction of BSDL from 1149.1-compliant sample ICs

Integration of IEEE STD.11149.1 and mixed-signal test architectures

Improving board and system test: a proposal to integrate boundary scan and I/sub DDQ/

High-level test generation using symbolic scheduling

Hierarchical functional fault simulation for high-level synthesis

Functional tests for scan chain latches

On efficiently and reliably achieving low defective part levels

Yield learning via functional test data

Failure analysis for full-scan circuits

A discussion of methods for measuring low-amplitude jitter

An experimental chip to evaluate test techniques: chip and experiment design

An experimental chip to evaluate test techniques experiment results

Using the right tools and techniques leads to successful testing of MCMs

Synthesis of mapping logic for generating transformed pseudo-random patterns for BIST

Synthesis and retiming for the pseudo-exhaustive BIST of synchronous sequential circuits

Test synthesis in the behavioral domain

Software test data generation using the chaining approach

From hardware to software testability

On the use of neural networks to guide software testing activities

Dynamic program complexity and software testing

Test synthesis: from wishful thinking to reality

Plug & play I/sub DDQ/ monitoring with QTAG

IntegraTEST: the new wave in mixed-signal test

Dynamic test emulation for EDA-based mixed-signal test development automation

Report on a pilot project successfully implementing a design-to-test methodology

A routing testing of a VLSI massively parallel machine based on IEEE 1149.1

A secure data transmission scheme for 1149.1 backplane test bus

Leave the wires to last-functional evaluation of the IEEE Std 1149.5 module test and maintenance bus

Cost-effective system-level test strategies

A methodology to design efficient BIST test pattern generators

An effective BIST scheme for Booth multipliers

Optimal space compaction of test responses

Implementing 1149.1 in the PowerPC RISC microprocessor family

Improved boundary scan design

Compiled code dynamic worst case timing simulation tracking multiple causality

Challenging the "high performance-high cost" paradigm in test

A single board test system: changing the test paradigm

A Tester for Design (TFD)

Transient power supply current testing of digital CMOS circuits

Intel386 EX embedded processor I/sub DDQ/ testing

On the effect of I/sub SSQ/ testing in reducing early failure rate

Solving known good die (and substrate) test issues

Electrical troubleshooting, diagnostics, and repair of multichip modules

Required-a portable test standard

STIL from the users perspective

It's DFT, boundary scan and life cycle benefits

Cutting the cost of test; the value-added way

Optimizing product profitability-the test way

Deep submicron: is test up to the challenge?

What's so different about deep-submicron test?

The ITC Lecture Series: An Experiment

Finding I/O faults on in-circuit ICs using parasitic transistor tests

Two new techniques for identifying opens on printed circuit boards: analog junction test, and radio frequency induction test

Capacitive leadframe testing

New challenges-old roots [telecommunication systems testing]

A built-in self-test strategy for wireless communication systems

End-to-end test strategy for wireless systems

Testing a switching memory in a telecommunication system

Automated 1.5 GHz SONET characterization

Development of an ATE test station for mixed CATV/TELCO products

Optimizing test strategies for SONET/SDH/ATM network element manufacturing

End-to-end performance measurement for interactive multimedia television

Linking diagnostic software to hardware self test in telecom systems

A new hardware fault insertion scheme for system diagnostics verification

Proceedings International Test Conference 1992

Proceedings of IEEE International Test Conference - (ITC)

1991, Proceedings. International Test Conference

Proceedings. International Test Conference 1990

Proceedings. 'Meeting the Tests of Time'., International Test Conference

International Test Conference 1988 Proceeding@m_New Frontiers in Testing

Test quality: required stuck-at fault coverage with the use of I/sub DDQ/ testing

Content Provider	IEEE Xplore Digital Library
Author	Wantuck, R.
Copyright Year	1995
Description	Author affiliation: Ford Motor Co., Dearborn, MI, USA (Wantuck, R.)
Abstract	Users of integrated circuits requiring very high quality are forced to generate specifications that contain quality metrics that are universally understood and applied by all the suppliers of integrated circuits. Stuck-at fault coverage has been classically used as such a metric. However, innumerable reports question the validity of the SAF model as the best metric for insuring CMOS circuit quality. Papers from each of the last four ITC's have detailed the fallacy of relying solely on high SAF coverage. Several other fault models (delay, bridging, weak0/1, pseudo stuck-at, etc.) have been introduced and their results evaluated. The conclusion seems to be that each method adds some amount to the total test coverage, while no method by itself is sufficient. The optimum test strategy should contain several types of tests targeted to the failure and defect mechanisms that apply to the circuit design and manufacturing technology in question. The problem here, especially from the user perspective, is that defining a 'universal' quality metric becomes very difficult or impossible. The AEC has proposed, in our most recent Fault Simulation and Test Grading specification (AEC-Q100-007), that the inclusion of an I/sub DDQ/ test in the test flow is desired and that the resulting improvement in total fault coverage is sufficient to allow the use of a test program with SAF coverage >95% in production. Overall test coverage and incoming product quality is expected to improve.
File Size	60628
File Format	PDF
ISBN	0780329929
ISSN	10893539
DOI	10.1109/TEST.1995.529853
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-10-21
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Circuit faults Integrated circuit testing Semiconductor device modeling Fault diagnosis Integrated circuit modeling Delay Circuit synthesis Manufacturing Circuit simulation
Content Type	Text
Resource Type	Article
Subject	Applied Mathematics Electrical and Electronic Engineering

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in