NDLI: Comparative analysis of LINC transmitter performances with class AB and class F power amplifiers

Please wait, while we are loading the content...

2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)

2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)

2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)

10th IEEE International NEWCAS Conference

2011 IEEE 9th International New Circuits and systems conference

NEWCAS table of contents

A phase error calibration DLL with edge combiner for wide-range operation

A both Gaussian and sinusoidal phase-to-amplitude converter for low-power ultra-high-speed direct digital synthesizers

A robust and compact 65 nm LIF analog neuron for computational purposes

A 45–470MHz Gm-C tunable RF bandpass filter for TV tuners designed in 65nm CMOS

CMOS low power current source with reduced circuit complexity

Design and FPGA implementation of stochastic turbo decoder

Mapping methodology and analysis of matrix-based nanocomputer architectures

FPGA-implementation of an adaptive neural network for RF power amplifier modeling

Accurate estimation of the glottal flow derivative using iteratively reweighted 1-norm minimization

A two-dimensional logarithmic number system (2DLNS)-based Finite Impulse Response (FIR) filter design

Model based design of imager using abstraction-segregated parameter dependency graphs

Exploration of analog pre-processing architectures for coarse low power motion detection

Smart readout technique designed for logarithmic CMOS image sensor including a motion detection scheme

Hybrid discrete wavelet transform and Gabor filter banks processing for mammogram features extraction

A high-speed, low input current CMOS integrated front end for multi-spectral photodiode arrays

A high-level modeling framework for the design and optimization of complex CT functions

Association rules learning technique for knowledge mining about scheduling algorithm performance

New power-efficient FPGA design combining with region-constrained placement and multiple power domains

Power supply noise and ground bounce aware pattern generation for delay testing

Doherty amplifier optimization using robust genetic algorithm and Unscented Transform

A low power consumption CMOS differential-ring VCO for a Wireless Sensor

Graphical method for the phase noise optimization applied to a 6-GHz fully integrated NMOS differential LC VCO

Low phase noise 130nm CMOS ring VCO

Comparison between RTW VCO and LC QVC 12 GHz PLLs

Complementary BAW oscillator for ultra-low power consumption and low phase noise

A novel low-voltage low-power SAR ADC for biomedical applications

An analog core computing the center of pressure in a knee replacement prosthesis

A wavelet based baseline drift correction method for fetal magnetocardiograms

Low-power high-speed capacitive transdermal Spatial Pulse Position Modulation communication

Cochlear implant stimulation strategy based on wavelet transform: Toward DSP real time implementation

Static feedback circuit methodology for solving fixed-point equations

Joint DOA-DOD estimation in polarimetric bistatic MIMO radar

Enhancing power supply rejection of low-voltage low-dropout voltage regulators using bulk driven PMOS

Three-dimensional image processing VLSI system with reconfigurable memory architecture and RAM/ROM synthesis design

Accurate extraction of inductively-affected delay using an optimized tapered partitioning scheme for global interconnects

A 90nm, low power VCO with reduced KVCO and sub-band spacing variation

A suitable NoC switch for on-line routing fault detection

CMOS ring oscillator array with braided connections

Silicon-die thermal monitoring using embedded sensor cells unit

A CMOS RF power detector for an Automatic Impedance Matching System

A radio transceiver architecture for wireless devices operating in the TV white spaces

Parallel architecture for bandpass ΔΣ ADC in superconducting technology

A low power VLSI implementation of the Izhikevich neuron model

Design of an agile frequency synthesizer for UWB communications

A 3 GHz spread-spectrum clock generator with a self-calibration technique

Closed-form design of sharp FIR half-band filters, Hilbert transformer, and differentiator

A modular synthesis method for low-power QDI state machines

Discrete-time chaotic systems, impulsive synchronization and application in communication

Dynamic range scaling of sigma-delta modulators based on a multi-criteria optimization process

A wideband noise canceling low-noise amplifier for 50MHz–5GHz wireless receivers in CMOS technology

A level shifter circuit design by using input/output voltage monitoring technique for ultra-low voltage digital CMOS LSIs

Parallel template matching operations on a dynamically reconfigurable vision-chip architecture

A delta-sigma modulator with a phase-to-digital and digital-to-phase quantizer

Compressed sensing of ECG bio-signals using one-bit measurement matrices

Joint multiple target tracking and classification using the Unscented Kalman Particle PHD filter

Model order reduction for nonlinear macromodeling of RF circuits

A 27.5-dBm linear reconfigurable CMOS power amplifier for 3GPP LTE applications

A 59GHz-to-67GHz 65nm-CMOS high efficiency Power Amplifier

Adapting the Doherty amplifier for millimetre-wave CMOS applications

Comparative analysis of LINC transmitter performances with class AB and class F power amplifiers

An efficient and robust implementation of QDI datapath components

Novel high speed differential CMOS flip-flop for ultra low-voltage appications

Operation scheduling considering time borrowing for high-performance latch-based circuits

Robust and programmable Self-Timed Ring oscillators

Millimeter-wave chip set for 77–81 GHz automotive radar application

77 GHz SiGe based bipolar transceivers for automotive radar applications — An industrial perspective

Towards 3D-imaging with low-cost SiGe-Technology at 160GHz

An NLOS-capable 60 GHz MIMO demonstrator: System concept & performance

Millimeter-wave circuits and modules up to 500 GHz based on metamorphic HEMT technology for remote sensing and wireless communication applications

An offset cancellation technique for comparators using body-voltage trimming

Offset-corrected 5GHz CMOS dynamic comparator using bulk voltage trimming: Design and analysis

A class D headphone amplifier with DC coupled outputs and 1.2mA quiescent current

Novel clocked semi-floating-gate differential transconductance amplifer for ultra-low voltage analog design

Current-mirror based PID controller

Linearity improvement thanks to the association of Active Constellation Extension and digital predistortion for OFDM

High order M-QAM transceiver for gigabit radio microwave transmission: FPGA test chipset and ASIC design

Implementation of a low area and high-speed spectrum sensor with reconfigurable sensing resolution for cognitive radios

Spectral regrowth analysis in wideband polar architectures applied to software defined radio

Level-crossing based QAM demodulation for low-cost analog/RF testing

A 10-b 500MS/s CMOS cascaded folding A/D converter with a hybrid calibration and a prevision error correction logic

Design, optimization and calibration of an HFB-based ADC

An 8Gsps, 65nm CMOS wideband track-and-hold

An all-digital ΔΣ envelope modulator for EER-based transmitters based on CMOS standard cell design

Two new balanced-input current-mode differential receivers for high-speed links

Energy-aware software updates in heterogeneous Wireless Sensor Networks

NanoCMOS folded cascode OTA performances prediction through least-square method

Adaptive dual loop phase lock loop with improved performance

Current-mode multiphase sinusoidal oscillator using CCCCTAS and grounded elements

An application specific multi-channel stimulator for electrokinetically-driven microfluidic devices

Morphological wavelet transform using multiple directional sampling windows on cellular hardware platform

A RF TX low insertion loss reconfigurable bandpass filter based on highly linear 65nm CMOS active inductors for cellular applications

A variable bandwidth & IF, continuous time ΔΣ modulator for low power low-IF receivers

A MOSFET-only voltage source with arbitrary sign adjustable temperature coefficient

A dependable power grid optimization algorithm considering NBTI timing degradation

An ultra high-speed, mixed-signal emulator for solving power system dynamic equations

A refinement process for top-down mixed-signal designs thanks to SystemC-AMS

Temperature compensated logarithmic CMOS image sensor using CMOS voltage reference Bandgap method

A design methodology for concurrent impedance matching networks based on multiresonant circuits

Area efficient switch box topologies for 3D FPGAs

An enhanced impedance coverage reconfigurable impedance tuner design

Power supply analysis of a large area integrated circuit

Maximizing the signal/alias ratio in non-uniform filter banks for acoustic echo cancellation

A phase-based single-bit Delta-Sigma ADC architecture

A fully integrated Class-E power amplifier in 0.13um CMOS technology

A proposed sub-threshold OTA-C filter for Hearing Aids

Mode detection of a linear-logarithmic current-mode image sensor

Millimeter-wave static frequency divider in 0.13-μm CMOS technology

New V-band MHMIC six-port architecture

A millimeter-wave resistor-less pulse generator with a new dipole-patch antenna in 65-nm CMOS

A low-power OOK ultra-wideband receiver with power cycling

Reflection-type phase shifter integrated on advanced BiCMOS technology in the 60 GHz band

A dual-power rail, low-dropout, fast-response linear regulator dedicated to a wafer-scale electronic systems prototyping platform

771mV, 173nA, 90nm CMOS resistorless trimmable voltage reference

Design and implementation of general purpose opamp using multipath frequency compensation

A low-power low-noise CMOS charge-sensitive amplifier for capacitive detectors

Low-noise amplifier with sample & hold for high-density stimulation and recording of neural signals

A tracking converter for resistive sensors based on a feedback active bridge

A transimpedance-amplifier-based subtraction principle for optimum signal resolution in mixed-signal current sensor systems

A current-mode back-end for a sensor microsystem

A low-noise parasitic-insensitive switched-capacitor CMOS interface circuit for MEMS capacitive sensors

Thyristor triggering by coil zero-current crossing detection in a magnetic stimulator for living tissues

Side-channel watermarks for embedded software

Performance evaluation of Physically Unclonable Function by delay statistics

Security challenges during VLSI test

Automatic HLS based low-cost IP watermarking

The design and assessment of a secure passive RFID sensor system

Atto Joule CMOS gates using reversed sizing and W/L swapping

High performance and low power dynamic circuit design

Single Electron Transistor analytical model for hybrid circuit design

An innovative local adaptive voltage scaling architecture for on-chip variability compensation

Miniaturized SiP supply board based on TPVD charge pump ICs for high-voltage biomedical applications

Balanced SAW oscillators with cross-coupled CMOS pair

Fully-integrated image rejection RF front-end design

Co-design for tunability of a Bulk Acoustic Wave filters with 65nm CMOS switch

A 5-GHz frequency synthesizer with AFC for low IF ZigBee transceiver applications

NEWCAS 2011 keyword index

NEWCAS 2011 author index

Proceedings of the 8th IEEE International NEWCAS Conference 2010

2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference

2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference

2007 IEEE Northeast Workshop on Circuits and Systems

2006 IEEE North-East Workshop on Circuits and Systems

The 3rd International IEEE-NEWCAS Conference, 2005.

The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.

Comparative analysis of LINC transmitter performances with class AB and class F power amplifiers

Content Provider	IEEE Xplore Digital Library
Author	Montesinos, R. Berland, C. Hussein, M.A. Venard, O. Descamps, P.
Copyright Year	2011
Description	Author affiliation: LaMIPS, Laboratoire commun NXP-CRISMAT UMR 6508 CNRS ENSICAEN UCBN, Caen, France (Montesinos, R.; Berland, C.; Hussein, M.A.; Venard, O.; Descamps, P.)
Abstract	Linear amplification using nonlinear components (LINC) is an architecture that achieves linear power amplification for radio-frequency (RF) transmitters. This paper presents an analysis of the sizing of a Chireix coupler used in this architecture. The objective here is to find the optimum combiner topology so that the best compromise between power efficiency and linearity can be achieved. As this compromise depends on the class of the power amplifier (PA) we focused our work, for this study, on an overdriven class − AB PA and a class − F PA. Both transmitters are evaluated using a 16QAM digital modulation.
Starting Page	233
Ending Page	236
File Size	361245
Page Count	4
File Format	PDF
ISBN	9781612841359
e-ISBN	9781612841373
DOI	10.1109/NEWCAS.2011.5981298
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-26
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Modulation Linearity Radio transmitters Impedance Peak to average power ratio Power generation
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in