NDLI: A power management unit integrated ADSL/ADSL2+ CPE analog front-end with −93.5dB THD for DMT-based applications

Content Provider	IEEE Xplore Digital Library
Author	Yu-Kai Chou Yue Feng Yu-Hsin Lin Cong Liu Chen-Yen Ho Bo Hu Jun Zha Chuang, S.
Copyright Year	2014
Description	Author affiliation: Mediatek Inc., China (Yu-Kai Chou; Yue Feng; Yu-Hsin Lin; Cong Liu; Chen-Yen Ho; Bo Hu; Jun Zha) \|\| Econet Inc., Taiwan (Chuang, S.)
Abstract	This paper presents a high linear analog front-end (AFE) for ADSL/ADSL2+ system applications. This AFE has the overall linearity of -93.5dB to ensure the ADSL/ADSL2+ modem to achieve up to 27.2Mbps down-stream data-rate on short loops. The AFE is implemented in two chips using 0.11um/55nm CMOS process with integrated power management unit (PMU) to optimize the data-rate, die area and power efficiency. The choice of the process is a compromise between the size of the digital circuits, and the analog performance and cost. Furthermore, a 90dB dynamic range (DR) CTSDM ADC is employed to relax the requirement of the front-end filters of the receiver, and thus the filter orders are reduced as well as the area and power consumption. The transmit path can achieve 90dB SNR and -95.2dB THD. The receive path can achieve 82.1dB SNR and -93.5dB THD. The AFE including line driver using the dual-chip solution dissipates 590 mW from 3.3V/5 V supply.
Starting Page	113
Ending Page	116
File Size	553147
Page Count	4
File Format	PDF
ISBN	9781479940905
e-ISBN	9781479940899
DOI	10.1109/ASSCC.2014.7008873
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-11-10
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Filter ADSL AFE DMT PMU ADC DAC
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A four-channel ADSL2+ analog front-end for CO applications with 75 mW per channel, built in 0.13-/spl mu/m CMOS

A 13 µW Analog Front-End with RRAM-Based Lowpass FIR Filter for EEG Signal Detection

A low power ECG acquisition system implemented with a fully integrated analog front-end

A low power ECG acquisition system implemented with a fully integrated analog front-end

Design of a low-power Programmable Gain Amplifier for analog front end applications

A CMOS analog front-end IC for DMT ADSL

Sensor afe system: configurable afe potentiostat for low-power chemical sensing applications general description the lmp91000 is a programmable analog front end (afe) (2011).

A low-power RF/analog front-end architecture for LF passive RFID tags with dynamic power sensing

A 0.5 V 68 nW ECG Monitoring Analog Front-End for Arrhythmia Diagnosis

A power management unit integrated ADSL/ADSL2+ CPE analog front-end with −93.5dB THD for DMT-based applications

Similar Documents

A four-channel ADSL2+ analog front-end for CO applications with 75 mW per channel, built in 0.13-/spl mu/m CMOS

A 13 µW Analog Front-End with RRAM-Based Lowpass FIR Filter for EEG Signal Detection

A low power ECG acquisition system implemented with a fully integrated analog front-end

A low power ECG acquisition system implemented with a fully integrated analog front-end

Design of a low-power Programmable Gain Amplifier for analog front end applications

A CMOS analog front-end IC for DMT ADSL

Sensor afe system: configurable afe potentiostat for low-power chemical sensing applications general description the lmp91000 is a programmable analog front end (afe) (2011).

A low-power RF/analog front-end architecture for LF passive RFID tags with dynamic power sensing

A 0.5 V 68 nW ECG Monitoring Analog Front-End for Arrhythmia Diagnosis

A power management unit integrated ADSL/ADSL2+ CPE analog front-end with −93.5dB THD for DMT-based applications