NDLI: A re-configurable $4^{th}$ order switched capacitor ΣΔADC for adjusting power and performance

Content Provider	IEEE Xplore Digital Library
Author	Wan, K. Wong, W. Chan, G. Kam Chuen Wan Yau, B. Wu, A. Kwong, D. Baschirotto, A.
Copyright Year	2012
Description	Author affiliation: Department of Physics “G. Occhialini”, University of Milano Bicocca, Italy (Baschirotto, A.) \|\| IC Design, Hong Kong Applied Science and Technology Research, Institute Company Limited, China (Wan, K.; Wong, W.; Chan, G.; Kam Chuen Wan; Yau, B.; Wu, A.; Kwong, D.)
Abstract	A re-configurable MASH ΣΔ ADC is implemented in 0.18µm CMOS process. The proposed technique configures the ADC architecture for optimal power for specific resolution and applications. For high performance applications, the first integrator stage of the cascaded modulator may be constructed from larger transistors and capacitors to reduce thermal and op amp noise. However, this larger first stage also consumes more power than later stages constructed from smaller transistors and capacitors. Thus the first stage tends to provide a higher resolution while consuming more power than later stages, which have lower performance and lower power consumption. The principal advantage of this architecture is that the ADC is adaptable for applications with different performance and power consumption requirements. Although the ADC was designed for audio applications, this re-configurability is also useful for multimode communication systems.
Starting Page	1
Ending Page	4
File Size	1747743
Page Count	4
File Format	PDF
ISBN	9781467356947
e-ISBN	9781467356961
DOI	10.1109/EDSSC.2012.6482789
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-03
Publisher Place	Thailand
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital audio players Passive optical networks Distortion measurement
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Frequency dependent boundedness property for switched capacitor networks

A low power $4^{th}$ order MASH switched-capacitor ΣΔ modulator using ultra incomplete settling

A 126 dB linear switched-capacitor delta-sigma modulator

Power quality enhancement using a unified switched capacitor compensator

Wave variable analysis of passive switched-capacitor circuits

A $5^{th}-order$ switched-capacitor complex filter for low-IF narrowband wireless receivers

A VLSI implementation of the $4^{th}$ order elliptic fully differential IIR switched-capacitor low-pass filter in CMOS technology

Optimal reduced-order models for unstable and nonminimum-phase systems

High speed re-configurable pipeline ADC cell design

A re-configurable $4^{th}$ order switched capacitor ΣΔADC for adjusting power and performance

Similar Documents

Frequency dependent boundedness property for switched capacitor networks

A low power $4^{th}$ order MASH switched-capacitor ΣΔ modulator using ultra incomplete settling

A 126 dB linear switched-capacitor delta-sigma modulator

Power quality enhancement using a unified switched capacitor compensator

Wave variable analysis of passive switched-capacitor circuits

A $5^{th}-order$ switched-capacitor complex filter for low-IF narrowband wireless receivers

A VLSI implementation of the $4^{th}$ order elliptic fully differential IIR switched-capacitor low-pass filter in CMOS technology

Optimal reduced-order models for unstable and nonminimum-phase systems

High speed re-configurable pipeline ADC cell design

A re-configurable $4^{th}$ order switched capacitor ΣΔADC for adjusting power and performance