NDLI: Accurate modeling method to evaluate reliability of nanoscale circuits

Content Provider	IEEE Xplore Digital Library
Author	Singh, N.S.S. Hamid, N.H. Asirvadam, V.S.
Copyright Year	2012
Description	Author affiliation: Electrical and Electronics Engineering Department, Universiti Teknologi PETRONAS, Bandar Seri Iskandar, Tronoh, Perak, Malaysia (Singh, N.S.S.; Hamid, N.H.; Asirvadam, V.S.)
Abstract	Reliability has become an important design consideration for integrated circuits especially as CMOS dimension enters into the nanoscale regime. An ability to accurately measure reliability of CMOS circuits has become very crucial. Tools such as Probabilistic Gate Model (PGM), Boolean Difference-based Error Calculator (BDEC) and Probabilistic Transfer Matrix (PTM) have been developed to measure reliability of a given circuit. However, there has not been work done to determine the efficiency of these tools in giving not only accurate but transparent reliability measure. In this work, a general computational technique based on statistical dependency of circuit's input/output signals has been developed to validate the accurateness and correctness of the evaluation tools in computing reliability of selected benchmark test circuits. The computation is carried out by partitioning the benchmark test circuits. The reliability measures yield from these partitions are then evaluated for the selection of efficient tool. The statistical dependency-based method enables a simple yet competent way to conclude that PTM gives significantly adequate reliability measure compared to PGM and BDEC. Therefore, to obtain best circuit design with highest reliability measure, PTM modeling method would be the best consideration for reliability evaluation of nanoscale circuits.
Starting Page	1
Ending Page	4
File Size	920801
Page Count	4
File Format	PDF
ISBN	9781467356947
e-ISBN	9781467356961
DOI	10.1109/EDSSC.2012.6482862
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-03
Publisher Place	Thailand
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Erbium Logic gates Computational modeling Integrated circuit modeling Integrated circuit reliability CMOS integrated circuits boolean difference-based error calculator (BDEC) integrated logic circuis reliability evaluation probabilistic transfer matrix (PTM) probabilistic gate model (PGM)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Correctness of BDEC compared to PGM in assessing reliability of nano-based circuits

Evaluation of circuit reliability based on distribution of different signal input patterns

Reliability-evaluation of digital circuits using probabilistic computation schemes

Sensitivity analysis of Probability Transfer Matrix (PTM) on same functionality circuit architectures

Reliability evaluation of multivalued logic circuits via probabilistic transfer matrices

Level matrix propagation for reliability analysis of nano-scale circuits based on probabilistic transfer matrix

A Method of Gate-Level Circuit Reliability Estimation Based on Iterative PTM Model

Reliability analysis of logic circuits using binary probabilistic transfer matrix

Probabilistic gate matrix for axon-inspired communication

Accurate modeling method to evaluate reliability of nanoscale circuits

Similar Documents

Correctness of BDEC compared to PGM in assessing reliability of nano-based circuits

Evaluation of circuit reliability based on distribution of different signal input patterns

Reliability-evaluation of digital circuits using probabilistic computation schemes

Sensitivity analysis of Probability Transfer Matrix (PTM) on same functionality circuit architectures

Reliability evaluation of multivalued logic circuits via probabilistic transfer matrices

Level matrix propagation for reliability analysis of nano-scale circuits based on probabilistic transfer matrix

A Method of Gate-Level Circuit Reliability Estimation Based on Iterative PTM Model

Reliability analysis of logic circuits using binary probabilistic transfer matrix

Probabilistic gate matrix for axon-inspired communication

Accurate modeling method to evaluate reliability of nanoscale circuits