NDLI: Impacts of 3-D integration processes on device reliabilities in thinned DRAM chip for 3-D DRAM

Please wait, while we are loading the content...

2015 IEEE International Reliability Physics Symposium

Keynote Address 1: “Transistors and reliability in the innovation era”

Keynote Address 2: “Hybrid memory cube: Achieving high performance and high reliability”

Officers and committees

Technical program comittee

Board of directors

2014 IRPS Paper Awards to be Recognized at 2015 IRPS [6 awards]

2015 IRPS Tutorial Program [21 abstracts]

2013 IRPS Paper Awards Recognized at 2014 IRPS [6 awards]

Circuits and products

Impact of electrode surface modulation on time-dependent dielectric breakdown

A critical analysis of sampling-based reconstruction methodology for dielectric breakdown systems (BEOL/MOL/FEOL)

Intrinsic reliability of local interconnects for N7 and beyond

Intrinsic mechanism of non-linearity in Weibull TDDB lifetime and its impact on lifetime prediction

Self-heating characterization of FinFET SOI devices using 2D time resolved emission measurements

Power debug on Fully Integrated Voltage Regulators (FIVR) circuitry introduced deep low power states

Effects of front-end-of line process variations and defects on retention failure of flash memory: Charge loss/gain mechanism

Time-integrated photon emission as a function of temperature in 32 nm CMOS

Susceptibility of planar and 3D tri-gate technologies to muon-induced single event upsets

Muons and thermal neutrons SEU characterization of 28nm UTBB FD-SOI and Bulk eSRAMs

Critical charge dependence of correlation of different neutron sources for soft error testing

Influence of supply voltage on the multi-cell upset soft error sensitivity of dual- and triple-well 28 nm CMOS SRAMs

A case study of electromigration reliability: From design point to system operations

Mechanisms of electromigration under AC and pulsed-DC stress in Cu/low-k dual damascene interconnects

An evaluation of accelerated failure time models of stress-migration and stress-induced voiding failures under vias

Diagnostic electromigration reliability evaluation with a local sensing structure

Study of a new electromigration failure mechanism by novel test structure

Constant voltage electromigration for advanced BEOL copper interconnects

Enhancement mode gallium nitride transistor reliability

Evidence for temperature-dependent buffer-induced trapping in GaN-on-silicon power transistors

Proton irradiation-induced traps causing V instabilities and RF degradation in GaN HEMTs

Trapping characteristics and parametric shifts in lateral GaN HEMTs with SiO/AlGaN gate stacks

Substrate and temperature influence on the trap density distribution in high-k III-V MOSFETs

Performance and reliability of strained SOI transistors for advanced planar FDSOI technology

Transistor aging and reliability in 14nm tri-gate technology

Systematical study of 14nm FinFET reliability: From device level stress to product HTOL

NBTI in Si cladding p-FinFETs: Porting the superior reliability from planar to 3D architectures

NBTI in Si RMG gate stacks — Effect of high-k nitridation

Thermal behavior of self-heating effect in FinFET devices acting on back-end interconnects

A method for rapid screening of various low-k TDDB models

An investigation of dielectric thickness scaling on BEOL TDDB

On the voltage dependence of copper/low-k dielectric breakdown

An investigation of capacitance aging model for extreme low-k and high-k dielectrics

TDDB improvement of copper/dielectric in the highly-integrated BEOL structure for 28nm technology node and beyond

Characterization of time-dependent variability using 32k transistor arrays in an advanced HK/MG technology

Transistor reliability variation correlation to threshold voltage

Impact of RTN on stochastic BTI degradation in scaled metal gate/high-k CMOS technologies

Time dependent variability in RMG-HKMG FinFETs: Impact of extraction scheme on stochastic NBTI

Origins and implications of increased channel hot carrier variability in nFinFETs

Managing performance-reliability tradeoffs in multicore processors

Maximum operating voltage (V) limit for SOCs in thin form factor mobile devices with touch sensitive displays

Platform qualification methodology: Face recognition

Mitigating “No trouble found” component returns

Connecting the physical and application level towards grasping aging effects

Localized thermal effect of sub-16nm FinFET technologies and its impact on circuit reliability designs and methodologies

Circuit delay variability due to wire resistance evolution under AC electromigration

Stochastic and topologically aware electromigration analysis for clock skew

Higher performance and improved reliability: Key to making photovoltaics the mainstream sustainable electricity generation source of the 21st Century

Degradation mechanisms of dye-sensitized solar cells: Light, bias and temperature effects

Stress-induced instabilities of shunt paths in high efficiency MWT solar cells

Negative bias instability in 4H-SiC MOSFETS: Evidence for structural changes in the SiC

ESD characterization of planar InGaAs devices

Improved GGSCR layout for overshoot reduction

Methodology to achieve planar technology-like ESD performance in FINFET process

A novel 8kV on-chip surge protection design in xDSL line driver IC

Characterization and reliability of III-V gate-all-around MOSFETs

Delay effects and frequency dependence of NBTI with sub-microsecond measurements

Combined trap generation and transient trap occupancy model for time evolution of NBTI during DC multi-cycle and AC stress

Self-heating and its implications on hot carrier reliability evaluations

Separation of interface states and electron trapping for hot carrier degradation in ultra-scaled replacement metal gate n-FinFET

Radiation-induced soft error rate analyses for 14 nm FinFET SRAM devices

SOI FinFET soft error upset susceptibility and analysis

Multi-cell soft errors at the 16-nm FinFET technology node

Terrestrial SER characterization for nanoscale technologies: A comparative study

Impact of 3D copper TSV integration on 32SOI FEOL and BEOL reliability

Impacts of 3-D integration processes on device reliabilities in thinned DRAM chip for 3-D DRAM

A highly reliable DRAM 3-D wafer thinning process

Device performance analysis on 20nm technology thin wafers in a 3D package

Impact of oxide liner properties on TSV Cu pumping and TSV stress

General features of progressive breakdown in gate oxides: A compact model

Spectroscopy of SILC trap locations and spatial correlation study of percolation path in the high-κ and interfacial layer

On the volatility of oxide defects: Activation, deactivation, and transformation

Physical understanding of low frequency degradation of NMOS TDDB in High-k metal gate stack-based technology. Implication on lifetime assessment

New TDDB lifetime model for AC inverter-like stress in advance FinFET structure

The relationship between border traps characterized by AC admittance and BTI in III-V MOS devices

Monte Carlo model of reset stochastics and failure rate estimation of read disturb mechanism in HfO RRAM

Understanding pulsed-cycling variability and endurance in HfO RRAM

A new prediction method for ReRAM data retention statistics based on 3D filament structures

A microscopic physical description of RTN current fluctuations in HfO RRAM

Phase-change memory: Feasibility of reliable multilevel-cell storage and retention at elevated temperatures

Impact of P/E cycling on read current fluctuation of NOR Flash memory cell: A microscopic perspective based on low frequency noise analysis

Probabilistic design for reliability in electronics and photonics: Role, significance, attributes, challenges

The electromigration behavior of copper pillars for different current directions and pillar shapes

Scenario for catastrophic failure in interconnect structures under chip package interaction

Semi-empirical stress/energy-based acceleration of temperature cycling failure

CPI reliability and EMI benefit for MIM CAP embedded C4 package

Package induced stress impact on transistor performance for ultra-thin SoC

Non-volatile memory as hardware synapse in neuromorphic computing: A first look at reliability issues

Long-term data for BTI degradation in 32nm IBM microprocessor using HKMG technology

A revolving reference odometer circuit for BTI-induced frequency fluctuation measurements under fast DVFS transients

The impact and implication of BTI/HCI decoupling on ring oscillator

Assessing intrinsic and extrinsic end-of-life risk using functional SRAM wafer level testing

SRAM Vmax stability considerations

28nm UTBB FDSOI product reliability/performance trade-off optimization through body bias operation

Product-level reliability estimator with budget-based reliability management in 20nm technology

From BTI variability to product failure rate: A technology scaling perspective

Analyzing path delays for accelerated testing of logic chips

CpK approach for the qualification of ECC-designs with single bit failures

Commercialization and reliability of 600 V GaN power switches

Thermal activation of PBTI-related stress and recovery processes in GaN MIS-HEMTs using on-wafer heaters

Origin of physical degradation in AlGaN/GaN on Si high electron mobility transistors under reverse bias stressing

Time dependent dielectric breakdown (TDDB) evaluation of PE-ALD SiN gate dielectrics on AlGaN/GaN recessed gate D-mode MIS-HEMTs and E-mode MIS-FETs

Positive-bias temperature instability (PBTI) of GaN MOSFETs

Instabilities of SiC MOSFETs during use conditions and following bias temperature stress

TSV/FET proximity study using dense addressable transistor arrays

Electrical and reliability performance of atomic layer deposition HfO capping layer on porous low dielectric constant materials

The reversed intrinsic curve and voltage dependence for ultra-low k dielectrics

Effects of copper CMP and post clean process on VRDB and TDDB at 28nm and advanced technology node

A moisture-related breakdown mechanism in low-k dielectrics using a multiple I-V ramp test

Impact of process variability on BEOL TDDB lifetime model assessment

Thickness dependence on electrical and reliability properties for dense and porous low dielectric constant materials

NBTI and HCD aware behavioral models for reliability analysis of analog CMOS circuits

Negative bias temperature instability caused by plasma induced damage in 65 nm bulk and Silicon on thin BOX (SOTB) processes

A fWLR test structure and method for device reliability monitoring using product relevant circuits

Impact of gate oxide breakdown in logic gates from 28nm FDSOI CMOS technology

Impact of time-zero and NBTI variability on sub-20nm FinFET based SRAM at low voltages

Workload-dependent BTI analysis in a processor core at high level

Duty cycle shift under static/dynamic aging in 28nm HK-MG technology

Degradation rate for surface pitting in GaN HEMT

High-voltage stress time-dependent dispersion effects in AlGaN/GaN HEMTs

Threading dislocations in III-V semiconductors: Analysis of electrical conduction

Mechanical reliability assessment of 28nm Back End of Line (BEoL) stack using finite element analysis and validation

Contact resistance of solder bump with low cost photosensitive polyimide for high performance SoC

Reliability of fine pitch COF: Influence of surface morphology and CuSn intermetallic compound formation

High voltage robustness of mold compounds under different environmental conditions

Coupled accelerated stress tests for comprehensive field reliability — Synergistic effects of moisture and temperature cycling

ESD protection clamp with active feedback and mis-trigger immunity in 28nm CMOS process

A novel high level ESD FDNSCR with drain side engineering in PMIC application

Robust ESD self-protected LDNMOSFET by an enhanced displacement-current triggering

Enhanced CDM-robustness for the packaged IC with the extra bonding wire to the die-attach plate

Understanding the underlying degradation physics for proper time-to-failure distribution selection

Electrical model of an NMOS body biased structure in triple-well technology under photoelectric laser stimulation

Mechanical and thermal stresses characterization maps on cross-sections of forward biased electronic power devices

Short localization in CPU FlipChip using thermal imaging and magnetic current imaging: Advanced fault isolation technique comparison

Employing transistor reliability testing as an FA tool for understanding HTOL product BIST failures

The impact of inverter-like transitions on device TDDB and ring oscillators

Extended TDDB power-law validation for high-voltage applications such as OTP memories in High-k CMOS 28nm FDSOI technology

Interconnect design study for electromigration reliability improvement

Wafer-level electromigration for reliability monitoring: Quick-turn electromigration stress with correlation to package-level stress

Analysis of the SET and RESET states drift of phase-change memories by low frequency noise measurements

A collective relaxation model for resistance drift in phase change memory cells

Investigation of the data retention mechanism and modeling for the high reliability embedded split-gate MONOS flash memory

Data retention statistics and modelling in HfO resistive switching memories

RTS noise reduction of 1Y-nm floating gate NAND flash memory using process optimization

Cycling pattern and read/bake conditions dependence of random telegraph noise in decananometer NAND flash arrays

Conductive filaments multiplicity as a variability factor in CBRAM

Improvement of oxide reliability in NAND flash memories using tight endurance cycling with shorter idling period

SRAM stability design comprehending 14nm FinFET reliability

Oxygen vacancy traps in Hi-K/Metal gate technologies and their potential for embedded memory applications

Impact of nanoscale polarization relaxation on endurance reliability of one-transistor hybrid memory using combined storage mechanisms

Four point probe ramped voltage stress as an efficient method to understand breakdown of STT-MRAM MgO tunnel junctions

An investigation of process dependence of porous IMD TDDB

New insight in plasma charging impact on gate oxide breakdown in FDSOI technology

Reliability of HfAlO in multi layered gate stack

A failure physics model for hardware Trojan detection based on frequency spectrum analysis

Printed-circuit board (PCB) charge induced product yield-loss during the final test

Investigation of single event upset and total ionizing dose in FeRAM for medical electronic tag

Soft error immune latch design for 20 nm bulk CMOS

Techniques for heavy ion microbeam analysis of FPGA SER sensitivty

Analysis of advanced circuits for SET measurement

Impact of package on neutron induced single event upset in 20 nm SRAM

Alpha soft error rate of FDSOI 28 nm SRAMs: Experimental testing and simulation analysis

Frequency and voltage effects on SER on a 65nm Sparc-V8 microprocessor under radiation test

MBU-Calc: A compact model for Multi-Bit Upset (MBU) SER estimation

Logic soft error study with 800-MHz DDR3 SDRAMs in 3x nm using proton and neutron beams

New LFN and RTN analysis methodology in 28 and 14nm FD-SOI MOSFETs

Hot-carrier degradation in single-layer double-gated graphene field-effect transistors

Impact of DC and RF non-conducting stress on nMOS reliability

Investigation of nitrogen enhanced NBTI effect using the universal prediction model

Comprehensive understanding of hot carrier degradation in multiple-fin SOI FinFETs

PBTI and HCI degradations of ultrathin body InGaAs-On-Insulator nMOSFETs fabricated by wafer bonding

2014 IEEE International Reliability Physics Symposium

2013 IEEE International Reliability Physics Symposium (IRPS)

2012 IEEE International Reliability Physics Symposium (IRPS)

2011 International Reliability Physics Symposium

2010 IEEE International Reliability Physics Symposium

2009 IEEE International Reliability Physics Symposium

2008 IEEE International Reliability Physics Symposium

2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual

2006 IEEE International Reliability Physics Symposium Proceedings

2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual.

2004 IEEE International Reliability Physics Symposium. Proceedings

2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual.

2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320)

2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167)

2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059)

1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296)

1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173)

1997 IEEE International Reliability Physics Symposium Proceedings. 35th Annual

Proceedings of International Reliability Physics Symposium

Proceedings of 1995 IEEE International Reliability Physics Symposium

Proceedings of 1994 IEEE International Reliability Physics Symposium

31st Annual Proceedings Reliability Physics 1993

30th Annual Proceedings Reliability Physics 1992

29th Annual Proceedings Reliability Physics 1991

28th Annual Proceedings on Reliability Physics Symposium

27th Annual Proceedings., International Reliability Physics Symposium

26th Annual Proceedings Reliability Physics Symposium 1988

25th International Reliability Physics Symposium

24th International Reliability Physics Symposium

23rd International Reliability Physics Symposium

22nd International Reliability Physics Symposium

21st International Reliability Physics Symposium

20th International Reliability Physics Symposium

19th International Reliability Physics Symposium

18th International Reliability Physics Symposium

17th International Reliability Physics Symposium

16th International Reliability Physics Symposium

15th International Reliability Physics Symposium

14th International Reliability Physics Symposium

13th International Reliability Physics Symposium

12th International Reliability Physics Symposium

11th Reliability Physics Symposium

10th Reliability Physics Symposium

9th Reliability Physics Symposium

8th Reliability Physics Symposium

6th Annual Reliability Physics Symposium (IEEE)

Impacts of 3-D integration processes on device reliabilities in thinned DRAM chip for 3-D DRAM

Content Provider	IEEE Xplore Digital Library
Author	Kang-Wook Lee Ji-Chel Bea Murugesan, M. Fukushima, T. Tanaka, T. Koyanagi, M.
Copyright Year	2015
Abstract	Impacts of 3-D integration processes on device reliabilities in thinned DRAM chip were evaluated. The retention characteristics of memory cells were degraded depending on the decreased chip thickness, especially dramatically degraded below 40-μm thickness in the case with under-fill, meanwhile, the retention characteristics were relatively not so degraded until to 30-μm thickness, but suddenly degraded below 20-μm thickness in the case without under-fill. The retention characteristics of DRAM cell in the thinned DRAM chip which was CMP-treated dramatically degraded after intentional Cu diffusion from the backside surface at $300^{o}C$ annealing. Meanwhile, the retention characteristics in the thinned DRAM chip which was DP-treated did not degrade regardless of the well structure. The retention characteristics of some memory cell arrays with Cu TSV arrays began to degrade after annealing at $300^{o}C$ for 30min. As the annealing temperature increase higher than $400^{o}C,$ Cu atoms more spread out into larger area in the DRAM chip via poor barrier layers.
File Size	2673546
File Format	PDF
ISBN	9781467373623
ISSN	19381891
DOI	10.1109/IRPS.2015.7112733
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-04-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	DRAM chips Annealing Silicon Substrates Reliability Contamination Cu TSV 3-D DRAM retention time charge carrier lifetime Capacitance-time (C-t) Cu diffusion
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in