NDLI: Comparative analysis of clock distribution networks for TSV-based 3D IC designs

Content Provider	IEEE Xplore Digital Library
Author	Navidi, M.M. Gyung-Su Byun
Copyright Year	2014
Description	Author affiliation: Lane Dept. of Comput. Sci. & Electr. Eng., West Virginia Univ., Morgantown, WV, USA (Navidi, M.M.; Gyung-Su Byun)
Abstract	3D integration enables the stacking of multiple devices directly on the top of a microprocessor, thereby significantly improving both power efficiency and latency between the devices. For 3D synchronous digital systems, the clock distribution/generation network (CDN) circuit and architecture is one of the key design considerations. However, previous studies have examined the performance benefits by considering only 2D CDN techniques and organizations such as the size reduction of the clock trees and better algorithms for the CDN flip-flop. In this work, we explore more aggressive 3D CDN circuits and structure that improve both energy efficiency and latency by 3D stacking, as well as the additional reduction of CDN power supply. Our results show that with the combination of a novel 3D clock receiver and 3D CDN stacking organization, we can achieve a 2.29 times energy-efficiency improvement over conventional H-tree structures in 45nm CMOS. Our 3D TSV and on-chip CDN channels are based on the highly accurate 3D electromagnetic (EM) solver (HFSS) and 2D EM Momentum models, respectively.
Starting Page	184
Ending Page	188
File Size	380092
Page Count	5
File Format	PDF
e-ISBN	9781479939466
DOI	10.1109/ISQED.2014.6783323
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-03-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Three-dimensional displays Clocks Through-silicon vias Synchronization Integrated circuit modeling Power demand Solid modeling low power 3D integration 3D clock networks 3D clock modeling through silicon via (TSV)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in