NDLI: A TMR Scheme for SEU Mitigation in Scan Flip-Flops

Content Provider	IEEE Xplore Digital Library
Author	Oliveira, R. Jagirdar, A. Chakraborty, T.J.
Copyright Year	2007
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Rutgers Univ., Piscataway, NJ (Oliveira, R.; Jagirdar, A.)
Abstract	Radiation from outer space comprising of charged particles can affect transistors in integrated circuits resulting in a change in the state of transistors. This creates a temporary transient effect that corrupts logic within a circuit, and hence it is called a single event upset (SEU). The SEU if captured may lead to soft error. With the progress of microelectronic technology, the shrinkage of transistor sizes is enabling the integration of more transistors in a circuit, making them more vulnerable to soft errors. Any future attempt toward scaling will have to address the problems of circuit reliability which is affected by the increasing number of failures arising from soft errors. In this paper the authors present a novel register design which can detect and correct soft errors. The authors add a redundant latch to the existing structure of a flip-flop and functional data is simultaneously registered at multiple latches. The content of these multiple latches are fed to a majority voter, and if the content of any of these latches is corrupted by a soft error, it is filtered out through the majority voting circuit. This design provides tolerance over the entire vulnerability region of a flip-flop unlike other published solutions. This design can be operated as a simple scan flip-flop or scan hold flip-flop and thus is useful for system testability purposes. The detection and correction operation takes place concurrently, with 23% degradation in system performance
Starting Page	905
Ending Page	910
File Size	546528
Page Count	6
File Format	PDF
ISBN	0769527957
DOI	10.1109/ISQED.2007.25
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-03-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Flip-flops Single event upset Latches Transistors Space charge Logic circuits Microelectronics Integrated circuit technology Integrated circuit reliability Registers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Investigation of single-event upsets in dynamic logic based flip-flops

Heavy ion characterization of SEU mitigation methods for the Virtex FPGA

Circuit-Level Layout-Aware Single-Event Sensitive-Area Analysis of 40-nm Bulk CMOS Flip-Flops Using Compact Modeling

A highly reliable SEU hardened latch and high performance SEU hardened flip-flop

An SEU-Tolerant Programmable Frequency Divider

SEU-Hardened Dual Data Rate Flip-Flop Using C-Elements

Synthesis of SEU-tolerant ASICs using concurrent error correction

Using Low Pass Filters in Mitigation Techniques against Single-Event Transients in 45nm Technology LSIs

Analysis and optimization of sequential circuit element to combat single-event timing upsets

A TMR Scheme for SEU Mitigation in Scan Flip-Flops

Similar Documents

Investigation of single-event upsets in dynamic logic based flip-flops

Heavy ion characterization of SEU mitigation methods for the Virtex FPGA

Circuit-Level Layout-Aware Single-Event Sensitive-Area Analysis of 40-nm Bulk CMOS Flip-Flops Using Compact Modeling

A highly reliable SEU hardened latch and high performance SEU hardened flip-flop

An SEU-Tolerant Programmable Frequency Divider

SEU-Hardened Dual Data Rate Flip-Flop Using C-Elements

Synthesis of SEU-tolerant ASICs using concurrent error correction

Using Low Pass Filters in Mitigation Techniques against Single-Event Transients in 45nm Technology LSIs

Analysis and optimization of sequential circuit element to combat single-event timing upsets

A TMR Scheme for SEU Mitigation in Scan Flip-Flops