NDLI: A 9MHz filtering ADC with additional $2^{nd}-order$ ΔΣ modulator noise suppression

Content Provider	IEEE Xplore Digital Library
Author	Andersson, M. Anderson, M. Sundstrom, L.S. Mattisson, S. Andreani, P.
Copyright Year	2013
Description	Author affiliation: Dept. of Electr. & Inf. Technol., Lund Univ., Lund, Sweden (Andersson, M.; Andreani, P.) \|\| Ericsson Res., Ericsson AB, Lund, Sweden (Anderson, M.; Sundstrom, L.S.; Mattisson, S.)
Abstract	This paper presents a filtering ADC for the LTE standard, where a Delta-Sigma modulator (DSM) is merged into the channel-select filter (CSF) of the LTE radio receiver. The CSF introduces an additional $2^{nd}-order$ suppression of both quantization and thermal DSM noise, while the CSF transfer function is essentially maintained. The 65 nm CMOS prototype is clocked at 288MHz with a 9MHz LTE bandwidth, and has an input-referred noise of 8.1 nV/√Hz, 12 dB gain, and an in/out-of-band IIP3 of 11.5/27 $dBV_{rms},$ with a power consumption of 11.3mW, resulting in state-of-the-art figure-of-merits (FOMs) for filtering ADCs.
Starting Page	323
Ending Page	326
File Size	719761
Page Count	4
File Format	PDF
ISBN	9781479906437
ISSN	19308833
e-ISBN	9781479906451
DOI	10.1109/ESSCIRC.2013.6649138
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-09-16
Publisher Place	Romania
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Gain Transfer functions Cutoff frequency Quantization (signal) Linearity Thermal noise
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A single OpAmp $2^{nd}-Order$ ΔΣ ADC with a double integrating quantizer

A current-mode VCO-based amplifier-less $2^{nd}-order$ ΔΣ modulator with over 85dB SNDR

A low-power 2nd-order CT ΔΣ modulator with a single operational amplifier

Coding of stereo signals by a single digital ΔΣ modulator

A hybrid SAR-VCO ΔΣ ADC with first-order noise shaping

Design of an intrinsically-linear double-VCO-based ADC with $2^{nd}-order$ noise shaping

Analysis and the design of a first - order ΔΣ modulator using very incomplete settling

Efficient estimation of noise and signal transfer functions of a continuous-time ΣΔ modulator

Digitally-enhanced 2nd-order ΔΣ modulator with unity-gain signal transfer function

A 9MHz filtering ADC with additional $2^{nd}-order$ ΔΣ modulator noise suppression

Similar Documents

A single OpAmp $2^{nd}-Order$ ΔΣ ADC with a double integrating quantizer

A current-mode VCO-based amplifier-less $2^{nd}-order$ ΔΣ modulator with over 85dB SNDR

A low-power 2nd-order CT ΔΣ modulator with a single operational amplifier

Coding of stereo signals by a single digital ΔΣ modulator

A hybrid SAR-VCO ΔΣ ADC with first-order noise shaping

Design of an intrinsically-linear double-VCO-based ADC with $2^{nd}-order$ noise shaping

Analysis and the design of a first - order ΔΣ modulator using very incomplete settling

Efficient estimation of noise and signal transfer functions of a continuous-time ΣΔ modulator

Digitally-enhanced 2nd-order ΔΣ modulator with unity-gain signal transfer function

A 9MHz filtering ADC with additional $2^{nd}-order$ ΔΣ modulator noise suppression