NDLI: A 180nm fully-integrated dual-channel reconfigurable receiver for GNSS interoperations

Content Provider	IEEE Xplore Digital Library
Author	Nan Qi Baoyong Chi Yang Xu Zhou Chen Jun Xie Zheng Song Zhihua Wang
Copyright Year	2013
Description	Author affiliation: Inst. of Microelectron., Tsinghua Univ., Beijing, China (Nan Qi; Baoyong Chi; Yang Xu; Zhou Chen; Jun Xie; Zheng Song; Zhihua Wang)
Abstract	A fully-integrated dual-channel reconfigurable GNSS (GPS/GLONASS/Galileo/Compass) receiver in 180nm CMOS is presented, supporting simultaneous dual-system signal reception. Two channels of the receiver share RF front-end circuits and the frequency synthesizer, and employ separate IF-strips to support the different navigation systems. Reconfigurable signal bandwidths are supported, covering from 2.2MHz to 10MHz to implement both civil and high precision positioning. The on-chip I/Q mismatch calibration circuit is integrated to improve the image rejection ratio (IRR), which can be realized automatically with the aid of a FPGA. Besides, the receiver integrates internal AFC, DCOC, LDO and DCXO, which make it a complete GNSS radio. Thanks to the power scalable analog baseband circuits, the power consumption in the typical dual-channel mode is reduced to 23mA. The receiver achieves 2.5dB noise figure, 55dB dynamic range with 1dB steps, 50dB IRR and -57dBm input 1dB-compression point. The receiver can cooperate with a digital baseband to track real-time satellites in the open sky, achieving higher than 40dB CNR for both GPS and Compass systems.
Starting Page	177
Ending Page	180
File Size	1162906
Page Count	4
File Format	PDF
ISBN	9781479906437
ISSN	19308833
e-ISBN	9781479906451
DOI	10.1109/ESSCIRC.2013.6649101
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-09-16
Publisher Place	Romania
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Receivers Global Navigation Satellite Systems Global Positioning System Radio frequency Calibration Baseband Compass
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An asymmetric dual-channel reconfigurable receiver for GNSS in 180nm CMOS

A dual-channel GPS/Compass/Galileo/GLONASS reconfigurable GNSS receiver in 65nm CMOS

NAPA: A fully integrated multi-constellation two-frequency single-chip GNSS receiver

A Dual-Channel Compass/GPS/GLONASS/Galileo Reconfigurable GNSS Receiver in 65 nm CMOS With On-Chip I/Q Calibration

Reconfigurable dual-channel tri-mode all-band RF receiver for next generation GNSS

A configurable multi-band GNSS receiver for Compass/GPS/Galileo applications

GNSS Receiver Reference Design

An area-efficient dual-channel RF receiver for GPS-L1/Galileo-E1/Compass-B1

Antenna and RF front end calibration in a GNSS array receiver

A 180nm fully-integrated dual-channel reconfigurable receiver for GNSS interoperations

Similar Documents

An asymmetric dual-channel reconfigurable receiver for GNSS in 180nm CMOS

A dual-channel GPS/Compass/Galileo/GLONASS reconfigurable GNSS receiver in 65nm CMOS

NAPA: A fully integrated multi-constellation two-frequency single-chip GNSS receiver

A Dual-Channel Compass/GPS/GLONASS/Galileo Reconfigurable GNSS Receiver in 65 nm CMOS With On-Chip I/Q Calibration

Reconfigurable dual-channel tri-mode all-band RF receiver for next generation GNSS

A configurable multi-band GNSS receiver for Compass/GPS/Galileo applications

GNSS Receiver Reference Design

An area-efficient dual-channel RF receiver for GPS-L1/Galileo-E1/Compass-B1

Antenna and RF front end calibration in a GNSS array receiver

A 180nm fully-integrated dual-channel reconfigurable receiver for GNSS interoperations