NDLI: An asymmetric dual-channel reconfigurable receiver for GNSS in 180nm CMOS

Content Provider	IEEE Xplore Digital Library
Author	Nan Qi Baoyong Chi Yang Xu Zhou Chen Jun Xie Zheng Song Zhihua Wang
Copyright Year	2013
Description	Author affiliation: Inst. of Microelectron., Tsinghua Univ., Beijing, China (Nan Qi; Baoyong Chi; Yang Xu; Zhou Chen; Jun Xie; Zheng Song; Zhihua Wang)
Abstract	A fully integrated dual-channel reconfigurable receiver supporting all the GNSS (GPS, Compass, GLONASS, Galileo) signals in 180nm CMOS is presented. The two channels share the frequency synthesizer and RF front-end circuits, but employ separate IF strips to support simultaneous dual-constellation reception. In order to save the power of digital baseband, one of the two IF strips can be configured to a dual-conversion mode, which lowers the highest signal frequency and thus the sampling rate. The two asymmetric channels are designed with different bandwidths, covering from 2.2MHz to 20MHz for both civil and high precision applications. Besides, I/Q mismatch calibration is introduced into each down-conversion to improve the image rejection ratio (IRR). The highly integrated receiver also integrates on-chip LDOs, crystal oscillator, AFC, AGC and DCOC modules. Thanks to the flexible frequency plan and scalable IF circuits, the typical dual-channel power consumption can be reduced to 45mW. The receiver finally achieves 2.5dB noise figure, 40dB minimum IRR, 55dB dynamic range with 1dB gain steps and -57dBm input referred in-band 1dB compression point. The result of collaboration with digital baseband shows that the chip achieves positioning with >40dB carrier to noise ratio (CNR).
Starting Page	1
Ending Page	4
File Size	7901390
Page Count	4
File Format	PDF
ISBN	9781467361460
DOI	10.1109/CICC.2013.6658497
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-09-22
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Receivers Global Navigation Satellite Systems Global Positioning System Radio frequency Calibration Compass CMOS integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 180nm fully-integrated dual-channel reconfigurable receiver for GNSS interoperations

A dual-channel GPS/Compass/Galileo/GLONASS reconfigurable GNSS receiver in 65nm CMOS

A Dual-Channel Compass/GPS/GLONASS/Galileo Reconfigurable GNSS Receiver in 65 nm CMOS With On-Chip I/Q Calibration

An area-efficient dual-channel RF receiver for GPS-L1/Galileo-E1/Compass-B1

An integrated overlay architecture based multi-GNSS front-end

Reconfigurable dual-channel tri-mode all-band RF receiver for next generation GNSS

A highly integrated configurable GNSS receiver frontend design for high bandwidth operation on E1/L1 and E5a/L5

A configurable multi-band GNSS receiver for Compass/GPS/Galileo applications

A multi-mode blocker-tolerant GNSS receiver with CT sigma-delta ADC in 65nm CMOS

An asymmetric dual-channel reconfigurable receiver for GNSS in 180nm CMOS

Similar Documents

A 180nm fully-integrated dual-channel reconfigurable receiver for GNSS interoperations

A dual-channel GPS/Compass/Galileo/GLONASS reconfigurable GNSS receiver in 65nm CMOS

A Dual-Channel Compass/GPS/GLONASS/Galileo Reconfigurable GNSS Receiver in 65 nm CMOS With On-Chip I/Q Calibration

An area-efficient dual-channel RF receiver for GPS-L1/Galileo-E1/Compass-B1

An integrated overlay architecture based multi-GNSS front-end

Reconfigurable dual-channel tri-mode all-band RF receiver for next generation GNSS

A highly integrated configurable GNSS receiver frontend design for high bandwidth operation on E1/L1 and E5a/L5

A configurable multi-band GNSS receiver for Compass/GPS/Galileo applications

A multi-mode blocker-tolerant GNSS receiver with CT sigma-delta ADC in 65nm CMOS

An asymmetric dual-channel reconfigurable receiver for GNSS in 180nm CMOS