NDLI: Design for testability in digitally-corrected ADCs

Content Provider	IEEE Xplore Digital Library
Author	Mangelsdorf, C. Lee, S.-H. Martin, M. Malik, H. Fukuda, T. Matsumoto, H.
Copyright Year	1993
Description	Author affiliation: Analog Devices, Wilmington, MA, USA (Mangelsdorf, C.; Lee, S.-H.; Martin, M.; Malik, H.)
Abstract	A test methodology that reveals safety-margin problems is presented. The methodology allows diagnosis without additional hardware. To test the safety margin, the correction logic is inhibited. The coding of the first and second stages actually remains the same, but the first stage output is never decremented before the two stage outputs are combined to form the overall ADC (analog-to-digital converter) output code. This means that over a portion of the second-stage range, the ADC output code will be too high. An example of how a first-stage flash error is interpreted is shown. Here the safety margin is reduced by the shift of the first-stage transition. The technique described here has been demonstrated on a CMOS 10-b, 20-Ms/s ADC for camcorder applications.
Starting Page	70
Ending Page	71
File Size	378319
Page Count	2
File Format	PDF
ISBN	0780309871
DOI	10.1109/ISSCC.1993.280079
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-02-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design for testability Error correction Linearity Safety Logic testing Pipelines Quality assurance Error correction codes Hardware Transfer functions
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design-for-Test Circuit for the Reduced Code Based Linearity Test Method in Pipelined ADCs with Digital Error Correction Technique

A cost-effective histogram test-based algorithm for digital calibration of high-precision pipelined ADCs

A DFT technique for analog-to-digital converters with digital correction

Error correction in pipelined ADCs using arbitrary radix calibration

The Challenge of Testing the ARM CORTEX-A8/sup TM/ Microprocessor Core

System identification -based reduced-code testing for pipeline ADCs’ linearity test

Engineering curricular for 'meeting the tests of time'

Application of Saluja-Karpovsky compactors to test responses with many unknowns

Optimal analog trim techniques for improving the linearity of pipeline ADCs

Design for testability in digitally-corrected ADCs

Similar Documents

Design-for-Test Circuit for the Reduced Code Based Linearity Test Method in Pipelined ADCs with Digital Error Correction Technique

A cost-effective histogram test-based algorithm for digital calibration of high-precision pipelined ADCs

A DFT technique for analog-to-digital converters with digital correction

Error correction in pipelined ADCs using arbitrary radix calibration

The Challenge of Testing the ARM CORTEX-A8/sup TM/ Microprocessor Core

System identification -based reduced-code testing for pipeline ADCs’ linearity test

Engineering curricular for 'meeting the tests of time'

Application of Saluja-Karpovsky compactors to test responses with many unknowns

Optimal analog trim techniques for improving the linearity of pipeline ADCs

Design for testability in digitally-corrected ADCs