NDLI: A CMOS oversampling D/A converter with a current-mode semi-digital reconstruction filter

Content Provider	IEEE Xplore Digital Library
Author	Su, D.K. Wooley, B.A.
Copyright Year	1993
Description	Author affiliation: Center for Integrated Syst., Stanford Univ., CA, USA (Su, D.K.; Wooley, B.A.)
Abstract	The architecture of an oversampling D/A (digital-to-analog) converter is shown. A 16-b digital word at the Nyquist sampling rate of 44.1 kHz is unsampled to 7.58 MHz by a digital interpolator. These 16-b data are then quantized into a one-bit output by a digital second-order sigma-delta modulation noise shaper. Instead of converting the one-bit output of the noise shaper into a two-level analog signal, the one-bit code is processed by a semi-digital reconstruction filter that provides both analog reconstruction filtering and D/A conversion. A prototype D/A converter consisting of a second-order digital noise shaper and a 128-tap semi-digital reconstruction filter was fabricated in 1- mu m CMOS in an active area of about 2.5 mm/sup 2/. The simulated frequency spectrum of the analog output is shown for a 4.74-kHz sinusoidal input 10 dB below overload with an oversampling ratio of 172. The reconstruction filter reduces by 61 dB the total out-of-band power between 22.1 kHz and 3.79 MHz. Also shown is the measured signal-to-(noise+distortion) of the converter as a function of input signal level for a baseband of 22.1 kHz. Measurements indicate a dynamic range of 95 dB with a peak signal-to-(noise+distortion) ratio of 85 dB.
Starting Page	230
Ending Page	231
File Size	216253
Page Count	2
File Format	PDF
ISBN	0780309871
DOI	10.1109/ISSCC.1993.280036
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-02-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise shaping Sampling methods Delta-sigma modulation Signal processing Filtering Prototypes Active noise reduction Digital filters Frequency Baseband
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A CMOS oversampling D/A converter with a current-mode semidigital reconstruction filter

A CMOS oversampling bandpass cascaded D/A converter with digital FIR and current-mode semi-digital filtering

An oversampled sigma-delta A/D converter circuit using two-stage fourth order modulator

An area-efficient sigma-delta DAC with a current-mode semi-digital IFIR reconstruction filter

Two-stage decimation filter design technique for oversampling /spl Delta/-/spl Sigma/ A/D converters

A programmable oversampling sigma-delta analog-to-digital converter

Monolithic decimation filtering for custom delta-sigma A/D converters

A high-resolution CMOS sigma-delta A/D converter with 320 kHz output rate

An oversampling 2D sigma-delta converter by cellular neural networks

A CMOS oversampling D/A converter with a current-mode semi-digital reconstruction filter

Similar Documents

A CMOS oversampling D/A converter with a current-mode semidigital reconstruction filter

A CMOS oversampling bandpass cascaded D/A converter with digital FIR and current-mode semi-digital filtering

An oversampled sigma-delta A/D converter circuit using two-stage fourth order modulator

An area-efficient sigma-delta DAC with a current-mode semi-digital IFIR reconstruction filter

Two-stage decimation filter design technique for oversampling /spl Delta/-/spl Sigma/ A/D converters

A programmable oversampling sigma-delta analog-to-digital converter

Monolithic decimation filtering for custom delta-sigma A/D converters

A high-resolution CMOS sigma-delta A/D converter with 320 kHz output rate

An oversampling 2D sigma-delta converter by cellular neural networks

A CMOS oversampling D/A converter with a current-mode semi-digital reconstruction filter