NDLI: A CMOS Batcher and banyan chip set for B-ISDN

Content Provider	IEEE Xplore Digital Library
Author	Marcus, W.S. Hickey, J.J.
Copyright Year	1990
Description	Author affiliation: Bellcore, Morristown, NJ, USA (Marcus, W.S.; Hickey, J.J.)
Abstract	Batcher and banyan chips that are suitable for broadband packet switch applications, simultaneously accommodate 32-bit serial packet channels, and are building blocks for larger networks are discussed. 1.2- mu m CMOS Batcher and banyan chips were tested at bit rates of 170 Mb/s. The chips require a single 5-V supply, dissipate approximately 1.5 W, provide 5.44-Gb/s switching capacity, and are packaged in 84-pin leadless ceramic chip carriers (LCC) for conventional testing. An N-input by an N-output (NN) Batcher or banyan network is a rectangular array of identical 22 processing elements (cells). A processing element can take on one of two states. Each network accomplishes distributed processing over serial bit streams. The bit streams are network binary output addresses presented most significant bit first. The algorithm executed by a given network depends on the state determination logic of the 2*2 elements, as well as on the wiring permutations between successive columns in the array. Batcher networks sort packets according to output address, whereas banyan networks deliver packets to their desired output address.
Starting Page	32
Ending Page	33
File Size	512310
Page Count	2
File Format	PDF
DOI	10.1109/ISSCC.1990.110116
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-02-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	B-ISDN Switches Testing Logic arrays Packet switching Bit rate Packaging Ceramics Distributed processing Wiring
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A CMOS Batcher and Banyan chip set for B-ISDN packet switching

Fault-tolerant Batcher-Banyan packet switch

Improving efficiency in a Batcher-banyan packet switch

A fair and simple mechanism for contention resolution in Batcher-Banyan networks

Behavioral modeling, simulation and synthesis of an output queuing Batcher-Banyan ATM switch with internal speedup network .

Batcher banyan network with cell copy preparation stages for multicast switching

Priority performance of banyan-based broadband-ISDN switches

Shared concentration output queueing switch with middle buffer at input of Batcher-banyan network

Synchronous and asynchronous transfer modes in the future broadband ISDN

A CMOS Batcher and banyan chip set for B-ISDN

Similar Documents

A CMOS Batcher and Banyan chip set for B-ISDN packet switching

Fault-tolerant Batcher-Banyan packet switch

Improving efficiency in a Batcher-banyan packet switch

A fair and simple mechanism for contention resolution in Batcher-Banyan networks

Behavioral modeling, simulation and synthesis of an output queuing Batcher-Banyan ATM switch with internal speedup network .

Batcher banyan network with cell copy preparation stages for multicast switching

Priority performance of banyan-based broadband-ISDN switches

Shared concentration output queueing switch with middle buffer at input of Batcher-banyan network

Synchronous and asynchronous transfer modes in the future broadband ISDN

A CMOS Batcher and banyan chip set for B-ISDN