NDLI: FoN: Fault-on-Neighbor aware routing algorithm for Networks-on-Chip

Content Provider	IEEE Xplore Digital Library
Author	Chaochao Feng Zhonghai Lu Jantsch, A. Jinwen Li Minxuan Zhang
Copyright Year	2010
Description	Author affiliation: School of Computer, National University of Defense Technology, Changsha, China (Chaochao Feng; Jinwen Li; Minxuan Zhang) \|\| Royal Institute of Technology, Stockholm, Sweden (Zhonghai Lu; Jantsch, A.)
Abstract	Reliability has become a key issue of Networks-on-Chip (NoC) as the CMOS technology scales down to the nanoscale domain. This paper proposes a Fault-on-Neighbor (FoN) aware deflection routing algorithm for NoC which makes routing decision based on the link status of neighbor switches within 2 hops to avoid fault links and switches. Simulation results demonstrate that in the presence of faults, the saturated throughput of the FoN switch is 13% higher on average than a cost-based deflection switch for 8×8 mesh. The average hop counts can be up to 1.7× less than the cost-based switch. The FoN switch is also synthesized using 65nm TSMC technology and it can work at 500MHz with small area overhead.
Starting Page	441
Ending Page	446
File Size	1101227
Page Count	6
File Format	PDF
ISBN	9781424466825
e-ISBN	9781424466832
DOI	10.1109/SOCC.2010.5784672
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Irrigation Chaos
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fon: fault-on-neighbor aware routing algorithm for networks-on-chip.

A fault-tolerant and congestion-aware routing algorithm for Networks-on-Chip

ACO-based fault-aware routing algorithm for Network-on-Chip systems

A new fault-tolerant and congestion-aware adaptive routing algorithm for regular Networks-on-Chip

MAFA: Adaptive Fault-Tolerant Routing Algorithm for Networks-on-Chip

A fault-aware dynamic routing algorithm for on-chip networks

FADyAD- Fault and congestion aware routing algorithm based on DyAD algorithm

Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip

A link failure aware routing algorithm for Networks-on-Chip in nano technologies

FoN: Fault-on-Neighbor aware routing algorithm for Networks-on-Chip

Similar Documents

Fon: fault-on-neighbor aware routing algorithm for networks-on-chip.

A fault-tolerant and congestion-aware routing algorithm for Networks-on-Chip

ACO-based fault-aware routing algorithm for Network-on-Chip systems

A new fault-tolerant and congestion-aware adaptive routing algorithm for regular Networks-on-Chip

MAFA: Adaptive Fault-Tolerant Routing Algorithm for Networks-on-Chip

A fault-aware dynamic routing algorithm for on-chip networks

FADyAD- Fault and congestion aware routing algorithm based on DyAD algorithm

Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip

A link failure aware routing algorithm for Networks-on-Chip in nano technologies

FoN: Fault-on-Neighbor aware routing algorithm for Networks-on-Chip