NDLI: Signal processing ASIC requirements for high-speed wireless data communications

Content Provider	IEEE Xplore Digital Library
Author	Daneshrad, B.
Copyright Year	1998
Description	Author affiliation: Integrated Circuits & Syst. Lab., California Univ., Los Angeles, CA, USA (Daneshrad, B.)
Abstract	The role of VLSI ASIC technology in the realization of future wireless communication systems is key. New architectures and circuit techniques can be leveraged to provide significant performance improvement in high-speed wireless data communication systems operating at symbol rates in excess of a few MBaud. VLSI ASIC research can help deliver the required signal processing power to realize sophisticated baseband algorithms for adaptive equalization, RAKE reception, smart antenna networks, as well as other highly computation intensive signal processing tasks. This paper provides an overview discussion of present and emerging high speed wireless networks such as third generation cellular, broadband fixed wireless access, and wireless local area networks, along with specifications for their underlying baseband signal processing requirements. Next, alternative VLSI architectures are discussed for the realization of key system components.
Starting Page	1783
Ending Page	1787
File Size	580059
Page Count	5
File Format	PDF
ISBN	0780351487
ISSN	10586393
DOI	10.1109/ACSSC.1998.751631
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-11-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Signal processing Application specific integrated circuits Very large scale integration Signal processing algorithms Wireless communication Adaptive signal processing Baseband Data communication Adaptive equalizers Adaptive arrays
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computer Networks and Communications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Versatile beamforming ASIC architecture for broadband fixed wireless access

An ASIC implementation of adaptive arithmetic coding

High-speed integrated receiver Demod and tracking ASIC

VLSI ASIC design for MAC video processing integration in SGS-Thomson microelectronics chip set

Signal processing for low SNR digital communications

High performance DSP ASIC for multiply, divide and square root

An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing

Design and verification of a digital adaptive equalizer ASIC

A cascadable adaptive FIR filter VLSI IC

Signal processing ASIC requirements for high-speed wireless data communications

Similar Documents

Versatile beamforming ASIC architecture for broadband fixed wireless access

An ASIC implementation of adaptive arithmetic coding

High-speed integrated receiver Demod and tracking ASIC

VLSI ASIC design for MAC video processing integration in SGS-Thomson microelectronics chip set

Signal processing for low SNR digital communications

High performance DSP ASIC for multiply, divide and square root

An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing

Design and verification of a digital adaptive equalizer ASIC

A cascadable adaptive FIR filter VLSI IC

Signal processing ASIC requirements for high-speed wireless data communications