NDLI: Power comparison of flow-graph and distributed arithmetic based DCT architectures

Content Provider	IEEE Xplore Digital Library
Author	Kuhlmann, M. Parhi, K.K.
Copyright Year	1998
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN, USA (Kuhlmann, M.)
Abstract	The discrete cosine transform (DCT) is widely used in image and video compression systems. Two popular approaches to implementation of DCT algorithms include use of distributed arithmetic and flow-graphs based on fast algorithms. The distributed arithmetic architectures (DAA) have been widely used in many system implementations, due to their low latency and area requirements. However, no systematic study of power, area and latency tradeoffs of the DAA and the FGA have been studied. This paper presents a systematic study of area, latency and power consumption of these two alternate architectures. It is concluded that the flow-graph architecture consumes about 39% less power compared to the distributed arithmetic architecture, at the expenses of 28% more area and a 3.75 times increase in latency. Alternatively, by reducing the level of pipelining in the flowgraph architecture the implementation consumes 13% less power, at the expense of 20% more area and a tow times increase in latency. These results have been obtained by estimating the power consumption on actual layouts with effects of parasitic capacitance included as opposed to estimation of power consumption on schematics.
Starting Page	1214
Ending Page	1219
File Size	824590
Page Count	6
File Format	PDF
ISBN	0780351487
ISSN	10586393
DOI	10.1109/ACSSC.1998.751519
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-11-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Arithmetic Discrete cosine transforms Delay Energy consumption Video compression Matrix decomposition Computer architecture HDTV Pipeline processing Costs
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computer Networks and Communications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pipeline architecture for two-dimensional discrete cosine transform and its inverse

DCT architectures for HDTV

Pipeline architecture for 8/spl times/8 discrete cosine transform

Embedded real-time video decompression algorithm and architecture for HDTV applications

An Area Efficient High Performance DCT Distributed Architecture for Video Compression

Comparison of two architectures for implementation of the discrete cosine transform

Pipeline architecture for DCT/IDCT

Performance trade-off of DCT architectures in Xilinx FPGAs

DCT/IDCT processor design for HDTV applications

Power comparison of flow-graph and distributed arithmetic based DCT architectures

Similar Documents

Pipeline architecture for two-dimensional discrete cosine transform and its inverse

DCT architectures for HDTV

Pipeline architecture for 8/spl times/8 discrete cosine transform

Embedded real-time video decompression algorithm and architecture for HDTV applications

An Area Efficient High Performance DCT Distributed Architecture for Video Compression

Comparison of two architectures for implementation of the discrete cosine transform

Pipeline architecture for DCT/IDCT

Performance trade-off of DCT architectures in Xilinx FPGAs

DCT/IDCT processor design for HDTV applications

Power comparison of flow-graph and distributed arithmetic based DCT architectures