NDLI: Optimal architectures for massively parallel implementation of hard real-time beamformers

Content Provider	IEEE Xplore Digital Library
Author	Watkins, K.P.
Copyright Year	1998
Description	Author affiliation: Appl. Res. Lab., Texas Univ., Austin, TX, USA (Watkins, K.P.)
Abstract	This paper reports an experimental analysis of real-time computational architectures applied to digital time delay beamformation. The goal of this research has been to identify the most efficient multiprocessor utilization for a prototypical beamformer by modeling the signal processing and applying selected multiprocessor scheduling algorithms. A synchronous dataflow (SDF) domain model was used to implement the most computationally intense core of the beamformer in Ptolemy. In order to evaluate multiprocessor scheduling performance, four automated scheduling strategies were applied: declustering, a classical list scheduler, dynamic-level scheduler, and a hierarchical scheduler. A manual heuristic schedule was also postulated and evaluated. Several key metrics were applied in judging optimality. It is demonstrated that the hierarchical scheduler holds measurable advantage over the other algorithms considered including the manual method. An analysis of the underlying performance drivers is given.
Starting Page	997
Ending Page	1001
File Size	693605
Page Count	5
File Format	PDF
ISBN	0780351487
ISSN	10586393
DOI	10.1109/ACSSC.1998.751412
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-11-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Processor scheduling Signal processing algorithms Optimal scheduling Scheduling algorithm Dynamic scheduling Array signal processing Prototypes Computer architecture Acoustic measurements Performance analysis
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computer Networks and Communications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On realistic and efficient scheduling of DSP algorithms onto multiprocessor architectures

Cycle-static dataflow: model and implementation

Processor-optimal implementation of real-time DSP algorithms

Optimal Dynamic-Priority Real-Time Scheduling Algorithms for Uniform Multiprocessors

A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures

A theory of rate-based execution

Dynamic-level scheduling for heterogeneous processor networks

The knowledge aided sensor signal processing and expert reasoning (KASSPER) real-time signal processing architecture [radar signal processing]

The VEGA moderately parallel MIMD, moderately parallel SIMD, architecture for high performance array signal processing

Optimal architectures for massively parallel implementation of hard real-time beamformers

Similar Documents

On realistic and efficient scheduling of DSP algorithms onto multiprocessor architectures

Cycle-static dataflow: model and implementation

Processor-optimal implementation of real-time DSP algorithms

Optimal Dynamic-Priority Real-Time Scheduling Algorithms for Uniform Multiprocessors

A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures

A theory of rate-based execution

Dynamic-level scheduling for heterogeneous processor networks

The knowledge aided sensor signal processing and expert reasoning (KASSPER) real-time signal processing architecture [radar signal processing]

The VEGA moderately parallel MIMD, moderately parallel SIMD, architecture for high performance array signal processing

Optimal architectures for massively parallel implementation of hard real-time beamformers