NDLI: Low-power digital signal processing via dynamic algorithm transformations (DAT)

Content Provider	IEEE Xplore Digital Library
Author	Goel, M. Shanbhag, N.R.
Copyright Year	1998
Description	Author affiliation: Coordinated Sci. Lab., Illinois Univ., Urbana, IL, USA (Goel, M.)
Abstract	We have proposed dynamic algorithm transformations (DAT) for low power VLSI signal processing. The principle behind DAT is that the conventional signal processing system designed for the worst-case is not optimum (from energy viewpoint) for the nominal and the best cases. Therefore, significant energy savings can be achieved by optimally reconfiguring the hardware in these situations. The reconfiguration strategies are derived by solving an optimization problem with energy as the objective function, and a constraint on the SNR. In this paper, we present reconfiguration strategies for a system comprising of multiple adaptive filters. An example is 155.52 Mb/s ATM-LAN transceiver, where two adaptive filters-namely near-end crosstalk canceller and fractionally spaced equalizer are employed. The input variabilities for this example are due to the different cable lengths at various locations. Simulation results indicate that energy savings range from 0%-85% for cable lengths ranging from 110 m to 40 m. On an average 69% energy savings are achieved.
Starting Page	1204
Ending Page	1208
File Size	510612
Page Count	5
File Format	PDF
ISBN	0780351487
ISSN	10586393
DOI	10.1109/ACSSC.1998.751517
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-11-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital signal processing Heuristic algorithms Signal processing algorithms Adaptive filters Very large scale integration Process design Signal design Hardware Constraint optimization Transceivers
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computer Networks and Communications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic algorithm transformations (DAT) for low-power adaptive signal processing

Dynamic algorithm transforms for low-power reconfigurable adaptive equalizers

VLSI design techniques and strategies for implementing adaptive equalizer

Automatic design of VLSI pipelined LMS architectures

Low Power Adaptive Filters Based on a Combination of Genetic Optimization and Residue Number System Coding

Algorithm-architecture mapping for custom DSP chips

Low-latency hardware-efficient memory-based design for large-order FIR digital filters

A flexible adaptive FIR filter VLSI IC

Signal processing for low SNR digital communications

Low-power digital signal processing via dynamic algorithm transformations (DAT)

Similar Documents

Dynamic algorithm transformations (DAT) for low-power adaptive signal processing

Dynamic algorithm transforms for low-power reconfigurable adaptive equalizers

VLSI design techniques and strategies for implementing adaptive equalizer

Automatic design of VLSI pipelined LMS architectures

Low Power Adaptive Filters Based on a Combination of Genetic Optimization and Residue Number System Coding

Algorithm-architecture mapping for custom DSP chips

Low-latency hardware-efficient memory-based design for large-order FIR digital filters

A flexible adaptive FIR filter VLSI IC

Signal processing for low SNR digital communications

Low-power digital signal processing via dynamic algorithm transformations (DAT)