NDLI: Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler

Content Provider	IEEE Xplore Digital Library
Author	Fedorova, A. Seltzer, M.
Copyright Year	2007
Description	Author affiliation: Simon Fraser Univ., Burnaby (Fedorova, A.)
Abstract	We describe a new operating system scheduling algorithm that improves performance isolation on chip multiprocessors (CMP). Poor performance isolation occurs when an application's performance is determined by the behaviour of its co-runners, i.e., other applications simultaneously running with it. This performance dependency is caused by unfair, co- runner-dependent cache allocation on CMPs. Poor performance isolation interferes with the operating system 's control over priority enforcement and hinders QoS provisioning. Previous solutions required modifications to the hardware. We present a new software solution. Our cache-fair algorithm ensures that the application runs as quickly as it would under fair cache allocation, regardless of how the cache is actually allocated. If the thread executes fewer instructions per cycle than it would under fair cache allocation, the scheduler increases that thread's CPU time slice. This way, the thread's overall performance does not suffer because it is allowed to use the CPU longer. We describe our implementation of the algorithm in Solaristrade 10, and show that it significantly improves performance isolation for SPEC CPU, SPEC JBB and TPC-C.
Starting Page	25
Ending Page	38
File Size	512923
Page Count	14
File Format	PDF
ISBN	9780769529448
ISSN	1089795X
DOI	10.1109/PACT.2007.4336197
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-09-15
Publisher Place	Romania
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System-on-a-chip Operating systems Yarn Hardware Scheduling algorithm Application software Control systems Processor scheduling Partitioning algorithms Parallel architectures
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improving performance isolation on chip multiprocessors via an operating system scheduler (2007)

Schedulability Analysis of Global Scheduling Algorithms on Multiprocessor Platforms

Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler

Operating System for Symmetric Multiprocessors on FPGA

Fair cache sharing and partitioning in a chip multiprocessor architecture

Ordered Round-Robin: An Efficient Sequence Preserving Packet Scheduler

Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors

A high performance algorithm for scheduling and hardware-software partitioning on MPSoCs

Scheduling Arbitrary-Deadline Sporadic Task Systems on Multiprocessors

Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler

Similar Documents

Improving performance isolation on chip multiprocessors via an operating system scheduler (2007)

Schedulability Analysis of Global Scheduling Algorithms on Multiprocessor Platforms

Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler

Operating System for Symmetric Multiprocessors on FPGA

Fair cache sharing and partitioning in a chip multiprocessor architecture

Ordered Round-Robin: An Efficient Sequence Preserving Packet Scheduler

Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors

A high performance algorithm for scheduling and hardware-software partitioning on MPSoCs

Scheduling Arbitrary-Deadline Sporadic Task Systems on Multiprocessors

Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler