NDLI: Polymorphic processors: how to expose arbitrary hardware functionality to programmers?

Content Provider	IEEE Xplore Digital Library
Author	Vassiliadis, S.
Copyright Year	2004
Description	Author affiliation: T.U., Delft, Netherlands (Vassiliadis, S.)
Abstract	Summary form only given. We present a polymorphic processor paradigm incorporating both general purpose and custom computing processing. This family of processors incorporates an arbitrary number of programmable units, exposes the hardware to the programmers/designers, and allows them to modify and extend processor functionality at will. To achieve the previously stated attributes, we discuss a new programming paradigm, a new instruction set architecture, a microcode-based microarchitecture, and a compiler methodology. The programming paradigm, in contrast with the conventional programming paradigms, allows general-purpose conventional code and hardware descriptions to coexist in a program. In the polymorphic processor paradigm, it is shown that for a given instruction set architecture an one-time instruction set extension is sufficient to implement the reconfigurable functionality of the processor. We also discuss some microarchitectural issues and suggest that hardware emulation could allow high-speed reconfiguration and execution. We also discuss several design issues for polymorphic compilers. We also provide some evidence suggesting that the polymorphic paradigm could provide performance gains when compared to stand-alone hardwired microprocessors. We also present experiments for the MPEG-2 encoder and decoder with a polymorphic processor prototype implemented in the Xilinx Virtex II Pro FPGA. We show that the overall attainable application speedup for the MPEG-2 encoder and decoder is between 2.64 and 3.18 and between 1.56 and 1.94, respectively, representing between 93% and 98% of the theoretically obtainable speedups.
Sponsorship	IEEE TCCP IEEE TCCA ACM SIGARCH IFIP WG 10.3 Conseil Regional PACA Conseil General des Alpes Maritimes IBM IBM France Intel Microsoft Sun France
File Size	236479
File Format	PDF
ISBN	0769522297
ISSN	1089795X
DOI	10.1109/PACT.2004.1342557
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-10-03
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Programming profession Microarchitecture Decoding Computer architecture Program processors Emulation Performance gain Microprocessors Prototypes
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Polymorphic Processors: How to Expose Arbitrary Hardware Functionality to Programmers

Compiler framework for reconfigurable computing system

Studying Compiler-Microarchitecture Interactions through Interval Analysis

The long and winding road to high-performance image processing with MMX/SSE

In search of speculative thread-level parallelism

Speculative Decoupled Software Pipelining

iWatcher: simple, general architectural support for software debugging

Data parallelism

Hiding relaxed memory consistency with compilers

Polymorphic processors: how to expose arbitrary hardware functionality to programmers?

Similar Documents

Polymorphic Processors: How to Expose Arbitrary Hardware Functionality to Programmers

Compiler framework for reconfigurable computing system

Studying Compiler-Microarchitecture Interactions through Interval Analysis

The long and winding road to high-performance image processing with MMX/SSE

In search of speculative thread-level parallelism

Speculative Decoupled Software Pipelining

iWatcher: simple, general architectural support for software debugging

Data parallelism

Hiding relaxed memory consistency with compilers

Polymorphic processors: how to expose arbitrary hardware functionality to programmers?