NDLI: Innovative PLC network design for bit loading algorithm and bistatic channel capacity

Content Provider	IEEE Xplore Digital Library
Author	Tae-Eung Sung
Copyright Year	2009
Description	Author affiliation: School of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853 USA (Tae-Eung Sung)
Abstract	Block transmission is a very efficient scheme to combat with infer-symbol interference (ISI) caused by frequency-selective time-dispersive channels at the cost of interblock interference (IBI) occurring during block transmission. In particular, in order to suppress the IBI in the power-line communication (PLC) channel, we introduce a novel technique called lifting-trailing-zeros (LTZ). The power line channel is time-varying due to the appliances connected to outlets since appliances often exhibit input impedance that is a function of the instantaneous amplitude of the mains voltage which results in a periodically time-varying channel response. We here propose a discrete time-varying block channel model in the time domain, which allows for more realistic evaluation of modulation and coding strategies as well as for the design of bit loading strategies that can be resilient to the peculiar type of distortion in this harsh medium. Numerical results demonstrate the effectiveness of the proposed power line network simulator for bistatic channel capacity with water-filling which is compared with constant power bit-loading algorithm.
Starting Page	447
Ending Page	451
File Size	336656
Page Count	5
File Format	PDF
ISBN	9781424429752
DOI	10.1109/ISCE.2009.5157065
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-05-25
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Programmable control Algorithm design and analysis Channel capacity Home appliances Intersymbol interference Frequency Costs Impedance Voltage Time-varying channels power-line communications (PLC) Block transmission bistatic channel capacity bit loading algorithm lifting-trailing-zeros (LTZ) interblock interference (IBI)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in