Please wait, while we are loading the content...
Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Vyatkin, A.F. Zinenko, V.I. Pustovit, A.N. Agafonov, Yu.A. |
| Copyright Year | 2002 |
| Abstract | Further CMOS device scaling beyond 0.13μm requires very shallow p-n junction formation for the source and drain extensions. Ultra-low energy ion implantation is the key process to achieve this goal. Two principal drawbacks of the process: sample surface proximity to the implanted species,and space proximity of the dopant atoms and radiation damages accompanied by the enhanced diffusion phenomena give rise to the complexity of the shallow junction formation. It is known that even at high energy implantation, a surface-related peak of dopants is clearly seen by SIMS in implanted samples. Some authors consider the peak as an artificial effect of the SIMS. However, there are several physical reasons in support of the surface peak really existing. If it is the case, it suggests a way to produce a super ultra shallow p-n junctions with relatively high energy ion implantation when the main area of the radiation damages and subsurface area are separated in space. $B^{+},$ $Li^{+},$ $Na^{+}$ and $P^{+}$ have been implanted at 40 - 200 keV into Si wafers to find out the conformations of the dopants surface peak reality. SIMS analysis has been used to estimate the dopant atoms depth distribution. Enhanced depth resolution of the SIMS technique used allows to prove the surface-related dopant atoms existence. |
| Sponsorship | IEEE Circuits & Syst. Soc |
| Starting Page | 594 |
| Ending Page | 596 |
| File Size | 317698 |
| Page Count | 3 |
| File Format | |
| ISBN | 0780371550 |
| DOI | 10.1109/IIT.2002.1258075 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2002-09-22 |
| Publisher Place | USA |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | P-n junctions Ion implantation Atomic measurements Doping Implants Microelectronics CMOS technology Extraterrestrial phenomena Energy resolution Annealing |
| Content Type | Text |
| Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|