Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Gandy, T.H. Sargunas, V. Singh, A. Taduri, S. Thiefain, P. Ameen, M.S. Rathmell, R. |
| Copyright Year | 2002 |
| Abstract | Stringent process performance requirements for advanced devices have led to hardware specifically optimized for low metal contamination and particle contribution during implants and wafer handling. Electrostatic chucks (ESC) serve this purpose particularly well in single wafer processing machines in that the area of the wafer holder exposed to the beam can be nearly completely eliminated. One potential disadvantage of this is that secondary electrons are no longer generated in the wafer vicinity to neutralize the beam. Wafer charging was observed for certain implant levels for CMOS and mixed signal integrated circuits, implanted on an Axcelis 8200/8250 medium current implanter with the Electrostatic Chuck using no electron shower for beam neutralization. The charging effects were manifested as blowouts/arcing defects on the silicon surface, as verified by in-line defectivity metrology. Depressed yield was also observed for the wafers impacted by the charging problem even in the case with no visible in-line defectivity. The charging intensity and resulting extent of damage was found to vary with beam current. Addition of secondary electron shower module to provide charge control is shown to eliminate the problem. Wafer charging in response to various settings of electron shower primary current is discussed by review of in-line defectivity/silicon damage measurements and end of the line yield data. Equipment and process optimizations to improve system performance and stability are summarized. |
| Sponsorship | IEEE Circuits & Syst. Soc |
| Starting Page | 299 |
| Ending Page | 302 |
| File Size | 628574 |
| Page Count | 4 |
| File Format | |
| ISBN | 0780371550 |
| DOI | 10.1109/IIT.2002.1257998 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2002-09-22 |
| Publisher Place | USA |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | CMOS integrated circuits Electron beams Implants Electrostatics Silicon Hardware Contamination Mixed analog digital integrated circuits Surface charging Metrology |
| Content Type | Text |
| Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|