NDLI: Flexible A/D converter architecture targeting sparse signals

Content Provider	IEEE Xplore Digital Library
Author	Lima Silva, V.M. Lisboa de Souza, A.A. Cavalcanti Catunda, S.Y.
Copyright Year	2014
Description	Author affiliation: Dept. of Electr. Eng., Fed. Univ. of Paraiba (UFPB), Joao Pessoa, Brazil (Lima Silva, V.M.; Lisboa de Souza, A.A.) \|\| Dept. of Comput. Eng. & Autom., Fed. Univ. of Rio Grande do Norte (UFRN), Natal, Brazil (Cavalcanti Catunda, S.Y.)
Abstract	In this article, we examine different architectures of analog-to-digital converters (ADCs) and propose a flexible architecture based on sampling by crossing levels and adaptive quantization step, aiming at reducing the energy required to convert and process specific signals. The proposed architecture has parameters which can be configured by the user, in order to adapt the conversion process to the signal being sampled and to the requirements of power consumption of the target application. The architecture was modeled and simulated using Matlab, and tested with different signals, including an Electrocardiogram (ECG) signal. The digital logic was implemented in FPGA from a SystemVerilog description, functionally compatible with the Matlab model, and the analog part was implemented with discrete components.
Starting Page	1496
Ending Page	1500
File Size	1491661
Page Count	5
File Format	PDF
ISBN	9781467363860
DOI	10.1109/I2MTC.2014.6860995
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-05-12
Publisher Place	Uruguay
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electrocardiography Quantization (signal) Nonuniform sampling Energy resolution Field programmable gate arrays Computer architecture Signal resolution quantization step adaptation analog-to-digital converter nonuniform sampling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

R&D status of readout system for a large photo cathode HAPD

Reconfigurable pipelined data converter architecture

Two-step junction-splitting SAR analog-to-digital converter

On the dynamic behavior of a novel digital-only sigma-delta A/D converter

Optimal quantization employing programmable flash analog to digital converters

Development Platform for Floating-Point Analog-to-Digital Converters

Design of Architecture for Sampling Rate Converter of Demodulator

Design and Implementation of a Preprocessing Circuit for Bandpass Signals Acquisition

Implementation of Sigma-Delta Analog to Digital Converter in FPGA

Flexible A/D converter architecture targeting sparse signals

Similar Documents

R&D status of readout system for a large photo cathode HAPD

Reconfigurable pipelined data converter architecture

Two-step junction-splitting SAR analog-to-digital converter

On the dynamic behavior of a novel digital-only sigma-delta A/D converter

Optimal quantization employing programmable flash analog to digital converters

Development Platform for Floating-Point Analog-to-Digital Converters

Design of Architecture for Sampling Rate Converter of Demodulator

Design and Implementation of a Preprocessing Circuit for Bandpass Signals Acquisition

Implementation of Sigma-Delta Analog to Digital Converter in FPGA

Flexible A/D converter architecture targeting sparse signals