NDLI: High-Level Power Estimation of FPGA

Content Provider	IEEE Xplore Digital Library
Author	Abdelli, N. Fouilliart, A.-M. Mien, N. Senn, E.
Copyright Year	2007
Description	Author affiliation: THALES Commun., Colombes (Abdelli, N.; Fouilliart, A.-M.)
Abstract	With the success of battery-based personal computing devices and wireless communication systems, low power has become a key issue in embedded system design. As a result, designers are now encouraged to consider the impact of their decisions not only on speed and area performances, but also on power consumption throughout the entire design process. This paper presents our contribution in terms of power estimation and exploration methodology based on high-level power modeling approach of re-configurable devices such as field-programmable gate arrays (FPGA). In order to address the different abstraction levels and the various targets, a global methodology is proposed here to elaborate suitable models. With our high-level power model, the FPGA power estimation can be obtained at early stage of the design process. Experimental results indicate on a classical signal-processing algorithm; that the gap between measures and estimations is lower than 18%. From these models, several consumption optimizations can be deducted from the sensitivity metric.
Starting Page	925
Ending Page	930
File Size	509104
Page Count	6
File Format	PDF
ISBN	9781424407545
DOI	10.1109/ISIE.2007.4374721
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-04
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Energy consumption Embedded system Process design Power system modeling Signal processing algorithms Embedded software Hardware design languages Application specific integrated circuits Routing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in