NDLI: Response of the grid converters synchronization using p.u. magnitude in the control loop

Content Provider	IEEE Xplore Digital Library
Author	Muyulema, S. Bueno, E.J. Rodriguez, F.J. Cobreces, S. Diaz, D.
Copyright Year	2007
Description	Author affiliation: Alcala Univ., Alcala de Henares (Muyulema, S.; Bueno, E.J.; Rodriguez, F.J.; Cobreces, S.; Diaz, D.)
Abstract	This document presents interesting results in a grid converter synchronization based on the p.u. magnitudes in the positive reference frames. This methods introduces small modifications respect to the sPLL (software phase locked loop) presented by the authors in previous works. The main idea is to compare the two sPLL systems: in the first one, the error signal is $V_{dp}$ (positive refence frame); whereas in the second one, the error signal is $V_{dp}$ divided by its magnitude. For this reason, the method receives the name: "p.u. magnitude". The desired objective is to reflect correctly the abrupt phase changes in the control synchronization system of the grid converters, which will be more important under hard unbalance dips and phase-angle jumps in the grid system. On other hand, in the introduction of this paper, the new "generalized functions block" for the synchronization systems are suggested that are used to represent the models in great part of the different works about this topic. This generalization includes two blocks which are denominated: SIB (signal interface block) and CB (calculator block).
Starting Page	186
Ending Page	191
File Size	6241950
Page Count	6
File Format	PDF
ISBN	9781424407545
DOI	10.1109/ISIE.2007.4374596
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-04
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Control systems Filters Power system modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in