NDLI: A reconfigurable printed character recognition system using a logic synthesis tool

Content Provider	IEEE Xplore Digital Library
Author	Selvaraj, H. Venkatesan, M.
Copyright Year	1998
Description	Author affiliation: Gippsland Sch. of Comput. & Inf. Technol., Monash Univ., Clayton, Vic., Australia (Selvaraj, H.)
Abstract	In recent years, functional decomposition methods, widely known to logic synthesis researchers, are being applied in diverse fields such as machine learning, knowledge discovery, information systems and image compression. This paper presents a novel method for recognising machine-printed characters and character images using functional decomposition. The methods found in the literature try to find some characteristics of an image and apply different computational intelligence techniques to match them to a character. Each character or image is viewed as set of conditions with a corresponding set of decisions. This paper shows functional decomposition as a tool in determining the characters by considering a lower number of conditions. Moreover, the structures produced by functional decomposition are easily implementable by FPGAs and therefore can be quickly reconfigured to suit a different set of characters. The problem of character recognition is analogous to decision-making in information systems. The decision table generated from a set of characters is functionally decomposed and intermediate decision rules are generated. The advantage of the proposed method is in the analysis of the character recognition process using the intermediate conditions and decisions.
Starting Page	24
Ending Page	29
File Size	580827
Page Count	6
File Format	PDF
ISBN	0818686464
ISSN	10896503
DOI	10.1109/EURMIC.1998.711769
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-08-27
Publisher Place	Sweden
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Character recognition Reconfigurable logic Information systems Character generation Machine learning Image coding Image recognition Computational intelligence Field programmable gate arrays Decision making
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A development system for creating real-time machine vision hardware using field programmable gate arrays

Efficient image filtering and information reduction in reconfigurable logic

A simulation tool for dynamically reconfigurable field programmable gate arrays

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA and customisable I/O

Image synthesis acceleration using field programmable gate arrays

Approaching Fingerprint Image Enhancement through Reconfigurable Hardware Accelerators

The Reconfigurable Computing Applied to the Learning in the Computer Engineering Program

Parallel image processing field programmable gate array for real time image processing system

Intelligent Reconfigurable Instruction Set Processor (IRISP) Design

A reconfigurable printed character recognition system using a logic synthesis tool

Similar Documents

A development system for creating real-time machine vision hardware using field programmable gate arrays

Efficient image filtering and information reduction in reconfigurable logic

A simulation tool for dynamically reconfigurable field programmable gate arrays

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA and customisable I/O

Image synthesis acceleration using field programmable gate arrays

Approaching Fingerprint Image Enhancement through Reconfigurable Hardware Accelerators

The Reconfigurable Computing Applied to the Learning in the Computer Engineering Program

Parallel image processing field programmable gate array for real time image processing system

Intelligent Reconfigurable Instruction Set Processor (IRISP) Design

A reconfigurable printed character recognition system using a logic synthesis tool