NDLI: Power supply noise conversion to phase noise in CMOS frequency digital divider

Content Provider	IEEE Xplore Digital Library
Author	Crockett, J.D. Siccardi, M.
Copyright Year	2002
Description	Author affiliation: Datum Irvine, CA, USA (Crockett, J.D.; Siccardi, M.)
Abstract	A digital frequency divider is a state machine that synthesizes a frequency sub multiple of a reference signal. While the digital frequency divider is a digital circuit handling square waves, its input and output signals are usually sine waves; a sine wave to square wave front-end circuit is required to generate an appropriate clock signal for the flip flops in the divider. In the first approximation the gate threshold voltage changes with power supply voltage and this voltage noise yields symmetrical duty cycle modulation of the gate output square-wave signal; that is, if it makes rising edges anticipate then the failing edges are delayed. Although zero crossing jitter is present, the sine wave signal obtained by filtering out the harmonics of the square wave fundamental component is amplitude modulated only and no phase modulation occurs. The picture changes when the square wave signal goes to a selective front edge digital processor as a digital frequency divider, where rising or failing edges are used only. The divider output signal loses the duty cycle symmetry and the entire waveform is jittered because of the power supply voltage changes. This results in phase modulation and therefore a power supply to phase sensitivity.
Sponsorship	IEEE Ultrasonics, Ferroelectrics, & Frequency Control Soc
Starting Page	699
Ending Page	702
File Size	347936
Page Count	4
File Format	PDF
ISBN	0780370821
DOI	10.1109/FREQ.2002.1075971
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-05-31
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase noise Power supplies Frequency conversion Threshold voltage Phase modulation Circuit noise Frequency synthesizers Power harmonic filters Circuit synthesis Signal synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in