NDLI: Linked IPS on Octeon multi-core processor for new generation network

Content Provider	IEEE Xplore Digital Library
Author	Ji-zhe Yang Jian-de Lu
Copyright Year	2011
Description	Author affiliation: School of Computer Science and Technology, Soochow University, Suzhou, 215006, P.R China (Ji-zhe Yang; Jian-de Lu)
Abstract	Traditional single-CPU based NIDS/NIPS are more and more difficult to deploy in the new generation network because of their less processing power. To meet the requirements of high-speed, high performance and high efficiency for NIDS/NIPS in the new generation network, the scheme of linked IPS based on Octeon multi-core processor is proposed, furthermore, the new intrusion characteristics occurring in IPv6 network are also considered. Matching rules in rule library for intrusion detection, and using the new protocol analysis and flow-based detection techniques, the multiple parallel executions including the executions on control plane and data plane are distributed on multiple cores of Octeon. Adopting the mechanism of named blocks to communicate between multiple cores, and by means of the feedbacks from the cores running data plane code to the control plane core, the system has realized the high-speed linking among the flow processing, protocol analysis and the control module.
Starting Page	1840
Ending Page	1844
File Size	331553
Page Count	5
File Format	PDF
ISBN	9781612847191
e-ISBN	9781612847221
DOI	10.1109/MEC.2011.6025842
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-08-19
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Protocols Multicore processing IPv6 Process control Multi-core Libraries Software Octeon Joining processes IPS Linking Pipeline processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Software pipelining of dataflow programs with dynamic constructs on multi-core processor

SMARTMAP: Operating system support for efficient data sharing among processes on a multi-core processor

Evaluation of Partitioning Methods for Stream Applications on a Heterogeneous Multi-core Processor Simulator

A New Hierarchical Interconnection Network for Multi-core Processor

Design and Implementation of High Performance IPSec Applications with Multi-Core Processors

MiAMI: Multi-core Aware Processor Affinity for TCP/IP over Multiple Network Interfaces

Parallelization of automotive engine control software on embedded multi-core processor using OSCAR compiler

Multi-core processor based parallel implementation for finding distribution vectors in Markov processes

L2 Cache Performance Analysis and Optimizations for Processing HDF5 Data on Multi-core Nodes

Linked IPS on Octeon multi-core processor for new generation network

Similar Documents

Software pipelining of dataflow programs with dynamic constructs on multi-core processor

SMARTMAP: Operating system support for efficient data sharing among processes on a multi-core processor

Evaluation of Partitioning Methods for Stream Applications on a Heterogeneous Multi-core Processor Simulator

A New Hierarchical Interconnection Network for Multi-core Processor

Design and Implementation of High Performance IPSec Applications with Multi-Core Processors

MiAMI: Multi-core Aware Processor Affinity for TCP/IP over Multiple Network Interfaces

Parallelization of automotive engine control software on embedded multi-core processor using OSCAR compiler

Multi-core processor based parallel implementation for finding distribution vectors in Markov processes

L2 Cache Performance Analysis and Optimizations for Processing HDF5 Data on Multi-core Nodes

Linked IPS on Octeon multi-core processor for new generation network