NDLI: Cone extraction technique for incremental static timing analysis

Content Provider	IEEE Xplore Digital Library
Author	Ang Lay Sean Rosdi, B.A. Tee Kok Tiong
Copyright Year	2011
Description	Author affiliation: Intel Corporation, Penang, Malaysia (Tee Kok Tiong) \|\| Universiti Sains Malaysia (USM), Intel Corporation, Penang, Malaysia (Ang Lay Sean) \|\| Universiti Sains Malaysia (USM), Penang, Malaysia (Rosdi, B.A.)
Abstract	As design size gets larger and becomes more complicated with feature integration, the runtime for Static Timing Analysis (STA) becomes more of a concern. Due to time-to-market pressure, the validation of the design is performed in parallel with the physical synthesis flow; therefore it is not uncommon to find last minute critical logic bugs during final design integration iterations. However, timing verification needs to be run on full-chip level to ensure that the check is comprehensive. This paper proposes a method to isolate only those logics which are affected by the Engineering Change Order (ECO) for STA. This simplification will allow faster ECO iteration to enable a more efficient timing convergence. The proposed method is also suitable to be used for multithreading in STA engines to speed-up timing verification due to ECO changes. Engineering Change Order (ECO), Static Timing Analysis (STA), Incremental Static Timing Analysis, VLSI design
Starting Page	267
Ending Page	272
File Size	298985
Page Count	6
File Format	PDF
ISBN	9781457714184
e-ISBN	9781457714177
DOI	10.1109/ISIEA.2011.6108713
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-25
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit interconnections Logic gates Capacitance Pins Data mining Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

WAVSTAN: Waveform based Variational Static Timing Analysis

Timing analysis models for gates and cells with bipolar-transistor output stages

Timing constraints for correct performance

Effective capacitance for gate delay with RC loads

TAU 2015 contest on incremental timing analysis

A 3-D parasitic extraction flow for the modeling and timing analysis of FinFET structures

Delay modeling and static timing analysis for MTCMOS circuits

High-level power estimation with interconnect effects

Fast on-chip delay estimation for cell-based emitter coupled logic

Cone extraction technique for incremental static timing analysis

Similar Documents

WAVSTAN: Waveform based Variational Static Timing Analysis

Timing analysis models for gates and cells with bipolar-transistor output stages

Timing constraints for correct performance

Effective capacitance for gate delay with RC loads

TAU 2015 contest on incremental timing analysis

A 3-D parasitic extraction flow for the modeling and timing analysis of FinFET structures

Delay modeling and static timing analysis for MTCMOS circuits

High-level power estimation with interconnect effects

Fast on-chip delay estimation for cell-based emitter coupled logic

Cone extraction technique for incremental static timing analysis