NDLI: Multiple polynomial regression for modeling a MOSFET in saturation to validate the Early voltage

Content Provider	IEEE Xplore Digital Library
Author	Khan, M.A.H. Muntasir, T. Rahman, A.S.M.Z. Acharjee, U.K. Layek, M.A.
Copyright Year	2011
Description	Author affiliation: BUET, Dhaka, Bangladesh (Khan, M.A.H.; Rahman, A.S.M.Z.) \|\| Jagannath University, Dhaka, Bangladesh (Muntasir, T.; Acharjee, U.K.; Layek, M.A.)
Abstract	Early voltage is indeed a very simple form of calculation for mathematical ease. But Channel Length Modulation is not actually linear. The non-linear Channel Length Modulation is in fact tells nothing strict about the Early voltage conception of MOSFET. For very short channel devices or thin oxide insulation, there arises lots of parameters which must be considered. The simulators uses lot more difficult equations to calculate the quantities. This paper deals with HSPICE, that uses hundreds of parameters to return the real world situation as it considers lots of non-ideal effects like- Non-uniform doping, Short channel DIBL effects, Narrow-width effect, Gate to substrate leakage, Bulk charge effect, Velocity saturation of intrinsic and extrinsic case, Drain induced threshold shift by pocket implant, Velocity overshoot, Flicker noise, Temperature dependence and a lot more complexities [1]. This paper describes the numerical approach to show whether the existing Early voltage approximation is valid for BSIM3 or BSIM4 MOSFET Model equations of HSPICE as they almost predict the real world situation. The most significant contribution of this paper is to propose a multiple polynomial regression method that can best approximate the Early voltage as well as the MOSFET characteristics in saturation.
Starting Page	261
Ending Page	266
File Size	479691
Page Count	6
File Format	PDF
ISBN	9781457714184
e-ISBN	9781457714177
DOI	10.1109/ISIEA.2011.6108712
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-25
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MOSFET modeling Early voltage HSPICE Channel length modulation MOSFET Saturation Multiple Polynomial Regression MOSFET circuits Logic gates Polynomials Mathematical model Curve fitting
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Gate voltage dependence of channel length modulation for Ge p-channel MOSFETs

Determination of dynamic parameters for HSPICE IGBT model using curve-fitting optimisation method

Gate voltage dependence of channel length modulation for InGaAs n-channel MOSFETs

High voltage MOS modeling with BSIM4 sub-circuit model

Effective channel length of MOSFET with halo

Isomorphic polynomial based precise analytical modeling of 3D potential distribution for surrounding gate gate-all-around MOSFET

Neuron-MOSFET junction with sodium potassium voltage gate channel

Reconsideration of effective MOSFET channel length extracted from channel resistance

An analytic potential and threshold voltage model for short-channel symmetric double-gate MOSFET

Multiple polynomial regression for modeling a MOSFET in saturation to validate the Early voltage

Similar Documents

Gate voltage dependence of channel length modulation for Ge p-channel MOSFETs

Determination of dynamic parameters for HSPICE IGBT model using curve-fitting optimisation method

Gate voltage dependence of channel length modulation for InGaAs n-channel MOSFETs

High voltage MOS modeling with BSIM4 sub-circuit model

Effective channel length of MOSFET with halo

Isomorphic polynomial based precise analytical modeling of 3D potential distribution for surrounding gate gate-all-around MOSFET

Neuron-MOSFET junction with sodium potassium voltage gate channel

Reconsideration of effective MOSFET channel length extracted from channel resistance

An analytic potential and threshold voltage model for short-channel symmetric double-gate MOSFET

Multiple polynomial regression for modeling a MOSFET in saturation to validate the Early voltage