NDLI: A 10-MHz bandwidth 70-dB SNDR 640MS/s continuous-time ΣΔ ADC using Gm-C filter with nonlinear feedback DAC calibration

Content Provider	IEEE Xplore Digital Library
Author	Jiageng Huang Shiliang Yang Jie Yuan
Copyright Year	2013
Description	Author affiliation: Electron. & Comput. Eng. Dept., Hong Kong Univ. of Sci. & Technol., Hong Kong, China (Jiageng Huang; Shiliang Yang; Jie Yuan)
Abstract	So far almost all wide-band (>10MHz) continuous-time ΣΔ ADCs use active-RC filters. Although this type of filter possesses excellent linearity, it behaves as a resistive load for the preceding stage, which requires a signal buffer. For high speed and high resolution applications, a low noise and low distortion signal buffer consumes quite large power. Gm-C filters have small capacitive loads, which avoids the need of a signal buffer. As a result, the ADC could achieve better power efficiency. However, due to the poor linearity, previous ΣΔ ADCs with Gm-C filters have low SNDR. In this work, the first Gm cell's nonlinearity is calibrated by a nonlinear feedback DAC. The principle of the novel compensation technique is that transfer functions of the Gm cell and the feedback DAC match each other so that the DAC has the same nonlinearity as the first Gm cell. Therefore the distortion is removed at the output. The concept is implemented in a 640MS/s CT EAADC for 10MHz signal bandwidth in a 0.18-μm CMOS process. After calibration, the modulator achieves 77/76/70dB DR/SNR/SNDR with 60mW power. The SNDR and power efficiency are much improved compared to previous ΣΔ ADCs with Gm-C filters. Without the power-hungry signal buffer, this novel on-chip calibration technique enables Gm-C-based ΣΔ ADC with similar SNDR and power efficiency as active-RC-based ΣΔ ADCs.
Starting Page	1
Ending Page	4
File Size	699966
Page Count	4
File Format	PDF
ISBN	9781467361460
DOI	10.1109/CICC.2013.6658458
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-09-22
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Calibration Modulation Linearity Noise Solid state circuits Nonlinear distortion Power harmonic filters calibration Analog-to-digital converter continuous-time ΣΔ modulator Gm-C filter nonlinear feedback DAC
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 75 dB SNDR 10-MHz Signal Bandwidth Gm-C-Based Sigma-Delta Modulator With a Nonlinear Feedback Compensation Technique

A 150 MHz bandwidth continuous-time ΔΣ modulator in 28 nm CMOS with DAC calibration

A continuous-time ΣΔ modulator with a Gm-C input stage, 120-dB CMRR and −87 dB THD

A 1.2-V 77-dB 7.5-MHz Continuous-Time/Discrete-Time Cascaded ΣΔ Modulator

Continuous-Time Sigma-Delta ADC in 1.2-V 90-nm CMOS with 61-dB Peak SNDR and 74-dB Dynamic Range in 10-MHz Bandwidth

A fifth-order continuous-time sigma-delta modulator with 62-dB dynamic range and 2MHz bandwidth

A Fifth-Order G$_{rm m}$–C Continuous-Time $DeltaSigma$ Modulator With Process-Insensitive Input Linear Range

A 25 MHz Bandwidth 5th-Order Continuous-Time Low-Pass Sigma-Delta Modulator With 67.7 dB SNDR Using Time-Domain Quantization and Feedback

Highly Linear Tunable CMOS $Gm{hbox{-}}C$ Low-Pass Filter

A 10-MHz bandwidth 70-dB SNDR 640MS/s continuous-time ΣΔ ADC using Gm-C filter with nonlinear feedback DAC calibration

Similar Documents

A 75 dB SNDR 10-MHz Signal Bandwidth Gm-C-Based Sigma-Delta Modulator With a Nonlinear Feedback Compensation Technique

A 150 MHz bandwidth continuous-time ΔΣ modulator in 28 nm CMOS with DAC calibration

A continuous-time ΣΔ modulator with a Gm-C input stage, 120-dB CMRR and −87 dB THD

A 1.2-V 77-dB 7.5-MHz Continuous-Time/Discrete-Time Cascaded ΣΔ Modulator

Continuous-Time Sigma-Delta ADC in 1.2-V 90-nm CMOS with 61-dB Peak SNDR and 74-dB Dynamic Range in 10-MHz Bandwidth

A fifth-order continuous-time sigma-delta modulator with 62-dB dynamic range and 2MHz bandwidth

A Fifth-Order G$_{rm m}$–C Continuous-Time $DeltaSigma$ Modulator With Process-Insensitive Input Linear Range

A 25 MHz Bandwidth 5th-Order Continuous-Time Low-Pass Sigma-Delta Modulator With 67.7 dB SNDR Using Time-Domain Quantization and Feedback

Highly Linear Tunable CMOS $Gm{hbox{-}}C$ Low-Pass Filter

A 10-MHz bandwidth 70-dB SNDR 640MS/s continuous-time ΣΔ ADC using Gm-C filter with nonlinear feedback DAC calibration