NDLI: A Fifth-Order G<formula formulatype=inline><tex Notation=TeX>$_{rm m}$</tex></formula>–C Continuous-Time <formula formulatype=inline><tex Notation=TeX>$DeltaSigma$</tex></formula> Modulator With Process-Insensitive Input Linear Range

Content Provider	IEEE Xplore Digital Library
Author	Aiba, Y. Tomioka, K. Nakashima, Y. Hamashita, K. Bang-Sup Song
Copyright Year	1966
Abstract	Continuous-time ¿¿ modulators (CT-DSMs) that use transistor-based G_m-C integrators are simple but sensitive to process and temperature variations. Their performance depends heavily on the input linear range that varies widely. A CT-DSM is implemented using a triode G_m-C integrator and a tri-level switched-capacitor digital-to-analog converter (SCDAC). A self-scaling SCDAC keeps the input signal range constant, and an adaptive input common-mode bias control enables the triode G_m cell to operate always with its constant input linear range. The proposed G_m cell exhibits a tuning range of ± 15% while maintaining its linear range over the temperature variation from -30°C to 85°C. A 2-MHz bandwidth, fifth-order CT-DSM in 0.18 ¿m CMOS samples at 128 MS/s with an over-sampling ratio of 32 (OSR = 32), occupies an active area of 0.4 mm², and consumes 11 mW at 1.8 V. With a -3 dB input of the full scale (400 mV), the measured dynamic range, second harmonic distortion (HD2), and third harmonic distortion (HD3) are 71, -86, and -91 dB, respectively.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	2381
Ending Page	2391
Page Count	11
File Size	1789229
File Format	PDF
ISSN	00189200
Volume Number	44
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Harmonic distortion Temperature sensors Digital-analog conversion Programmable control Adaptive control Temperature distribution Bandwidth Area measurement Distortion measurement Dynamic range $\Delta\Sigma$ modulator Adaptive common-mode control continuous- time Gm-C filters over-sampling switched-capacitor DAC tri-level DAC
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Alias Rejection of Continuous-Time $DeltaSigma$ Modulators With Switched-Capacitor Feedback DACs

A 0.6-V Delta–Sigma Modulator With Subthreshold-Leakage Suppression Switches

Continuous-time ΔΣ modulator having time-interleaved switched-capacitor brief-return-to-zero DAC with first-order jitter noise shaping

A 75 dB SNDR 10-MHz Signal Bandwidth Gm-C-Based Sigma-Delta Modulator With a Nonlinear Feedback Compensation Technique

A Fully Differential Comparator-Based Switched-Capacitor $DeltaSigma$ Modulator

Effect of Clock Duty-Cycle Error on Two-Channel Interleaved $DeltaSigma$ DACs

Modeling Harmonic Distortions Caused by Nonlinear Op-Amp DC Gain for Switched-Capacitor Sigma–Delta Modulators

A Third-Order DT $DeltaSigma$ Modulator Using Noise-Shaped Bi-Directional Single-Slope Quantizer

Multi-bit continuous-time delta-sigma modulator for audio application

A Fifth-Order G$_{rm m}$–C Continuous-Time $DeltaSigma$ Modulator With Process-Insensitive Input Linear Range

Similar Documents

Alias Rejection of Continuous-Time $DeltaSigma$ Modulators With Switched-Capacitor Feedback DACs

A 0.6-V Delta–Sigma Modulator With Subthreshold-Leakage Suppression Switches

Continuous-time ΔΣ modulator having time-interleaved switched-capacitor brief-return-to-zero DAC with first-order jitter noise shaping

A 75 dB SNDR 10-MHz Signal Bandwidth Gm-C-Based Sigma-Delta Modulator With a Nonlinear Feedback Compensation Technique

A Fully Differential Comparator-Based Switched-Capacitor $DeltaSigma$ Modulator

Effect of Clock Duty-Cycle Error on Two-Channel Interleaved $DeltaSigma$ DACs

Modeling Harmonic Distortions Caused by Nonlinear Op-Amp DC Gain for Switched-Capacitor Sigma–Delta Modulators

A Third-Order DT $DeltaSigma$ Modulator Using Noise-Shaped Bi-Directional Single-Slope Quantizer

Multi-bit continuous-time delta-sigma modulator for audio application

A Fifth-Order G$_{rm m}$–C Continuous-Time $DeltaSigma$ Modulator With Process-Insensitive Input Linear Range