NDLI: Thermal and electrical layout optimisation of multilayer structure solid-state devices based on the 2-D Fourier series

Content Provider	IEEE Xplore Digital Library
Author	Marani, R. Perri, A.G.
Copyright Year	2010
Description	Author affiliation: Electrical and Electronic Department, Polytechnic of Bari, via E. Orabona, ITALY (Marani, R.; Perri, A.G.)
Abstract	In this paper a 2-D Fourier transform-based analytical method for the thermal and electrical layout optimisation of multilayer structure solid-state devices is proposed. Compared with previous models presented in literature, it is general and can be easily applied to a large variety of integrated devices, provided that their structure can be represented as an arbitrary number of superimposed layers with a 2-D embedded thermal source, so as to include the effect of the package. The proposed method is independent of the specific physical properties of the layers, hence GaAs MESFETs and HEMTs as well as Silicon and Silicon-On-Insulator MOSFETs and heterostructure LASERs can be analysed. Moreover, it takes into account the dependence of the thermal conductivity of all the layers on the temperature; the heat equation is solved coupled with the device current-voltage relation in order to give physical consistence to the experimental evidence that a temperature increase causes a degradation of the electrical performances and that the electrical power is not uniformly distributed.
Starting Page	755
Ending Page	758
File Size	212817
Page Count	4
File Format	PDF
ISBN	9781424457939
e-ISBN	9781424457953
DOI	10.1109/MELCON.2010.5475976
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-04-26
Publisher Place	Malta
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Nonhomogeneous media Solid state circuits Fourier series Thermal conductivity Temperature dependence Optimization methods Packaging Gallium arsenide MESFETs HEMTs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Thermal simulations of III/V HEMTs

Electrothermal model of multilayer structure for the design of GaAs integrated circuit devices

Multilayer thin film cooling devices (non-reviewed)

Influence of Layout and Packaging on the Temperature of GaAs Power PHEMTs

Experimental investigation of the temperature dependence of GaAs FET equivalent circuits

Small- And Large-signal Characterization Methods, Modelling And Verification

An automatic optimization technique of the SIV layout to improve the thermal design of power GaAs MESFETs

The thermal characterization of packaged semiconductor device

Solid-state circuits: Gallium arsenide spawns speed: Monolithic digital circuits employing `MESFET¿ devices promise multigigabit and higher data rates

Thermal and electrical layout optimisation of multilayer structure solid-state devices based on the 2-D Fourier series

Similar Documents

Thermal simulations of III/V HEMTs

Electrothermal model of multilayer structure for the design of GaAs integrated circuit devices

Multilayer thin film cooling devices (non-reviewed)

Influence of Layout and Packaging on the Temperature of GaAs Power PHEMTs

Experimental investigation of the temperature dependence of GaAs FET equivalent circuits

Small- And Large-signal Characterization Methods, Modelling And Verification

An automatic optimization technique of the SIV layout to improve the thermal design of power GaAs MESFETs

The thermal characterization of packaged semiconductor device

Solid-state circuits: Gallium arsenide spawns speed: Monolithic digital circuits employing `MESFET¿ devices promise multigigabit and higher data rates

Thermal and electrical layout optimisation of multilayer structure solid-state devices based on the 2-D Fourier series