Please wait, while we are loading the content...
Please wait, while we are loading the content...
Content Provider | IEEE Xplore Digital Library |
---|---|
Author | Shidong Li Yi Pan Iruvanti, S. Questad, D.L. Werner, R.J. |
Copyright Year | 2014 |
Description | Author affiliation: IBM Corp., Hopewell Junction, NY, USA (Shidong Li; Yi Pan; Iruvanti, S.; Questad, D.L.; Werner, R.J.) |
Abstract | The increasing demand for high density interconnects leads to the adoption of stacked via technology. By layering multiple vias directly on top of each other, via stacking allows for more compact and flexible routing. However, due to the geometric discontinuity and non-uniform stiffness, stacked vias also present significant reliability challenges. In the investigation of via stack cracking mechanism in packaging applications, 16 types of stacked and staggered via chain structures were designed and fabricated in an organic chip carrier test vehicle. The experiments were also designed to evaluate other effects such as stacked via location, laminate materials, etc. Comparison of fail counts versus via chain types after 1000 cycles of deep thermal cycling (DTC) revealed that some types of stacked via structures are significantly more robust than others. Strong location dependency of stacked via fail was also observed by comparing the identical stacked via structure in different locations: out of 75 modules, 31 fails were detected in the stacked via chain under the chip center, but none under the chip corner. This paper focuses on the development of a predictive model with finite element method. Modeling activities were carried out to investigate the effect of via structure, package geometry, laminate material and other form factors on via cracking. The thermal-mechanical modeling methodology will be described in this paper. The discussion of failure mechanism and the correlation of simulations with experimental results will be presented. |
Starting Page | 1253 |
Ending Page | 1257 |
File Size | 1563052 |
Page Count | 5 |
File Format | |
ISBN | 9781479924073 |
DOI | 10.1109/ECTC.2014.6897452 |
Language | English |
Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Publisher Date | 2014-05-27 |
Publisher Place | USA |
Access Restriction | Subscribed |
Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Subject Keyword | Strain Plastics Stress Copper Reliability Fatigue |
Content Type | Text |
Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
Sl. | Authority | Responsibilities | Communication Details |
---|---|---|---|
1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
Loading...
|