NDLI: Mechanisms for process-induced leakage in shallow silicided junctions

Content Provider	IEEE Xplore Digital Library
Author	Liu, R. Williams, D.S. Lynch, W.T.
Copyright Year	1986
Description	Author affiliation: AT&T Bell Laboratories Murray Hill, New Jersey (Liu, R.)
Abstract	Leakage mechanisms for shallow, silicided, $n^{+}/p$ junctions have been investigated. This study consists of two parts: (A) to isolate the processing steps that cause junction leakage, and (B) to study the mechanisms that cause leakage. Reactive ion etching and improper junction and silicide formation procedures are found responsible for junction leakage, though through different mechanisms. The mechanism for leakage is mainly due to generation centers in the depletion region caused by deep levels from damage, or from impurities. Junction leakage can be avoided by carefully designing the details of silicide and junction formation and by carefully fine-tuning the processing steps. The best junctions are made by implanting As into CoSi2and by driving the As into Si from the silicide at 800°C. The lower temperature drive is possible since all ion damage is contained within the silicide, causing no damage in the Si substrata. Very shallow, silicided, $n^{+}/p$ junctions can be fabricated reproducibly. These junctions demonstrate the same electrical characteristics as deeper, un-silicided junctions, indicating that there is no fundamental barrier prohibiting fabrication of low-leakage, shallow silicided junctions.
Starting Page	58
Ending Page	61
File Size	419684
Page Count	4
File Format	PDF
DOI	10.1109/IEDM.1986.191110
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1986-12-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicides Leakage current Silicidation Diodes Metallization Annealing Contact resistance Atomic layer deposition Etching Impurities
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Ultra shallow n/sup+//p junctions formed by out-diffusion from TiSi/sub 2/ with an amorphous silicon buffer layer

Mo-Silicided Low Resistance Shallow Junctions

Comparison of TiSi2 and WSI2 Silicided Shallow Junctions for Sub-Micron CMOSs

Drastic suppression of thermally induced leakage of NiSi silicided shallow junctions by pre-SALICIDE fluorine implantation

Suppression of CoSix Induced Leakage Current Using Novel Capping Process for Sub-0.10um node SRAM Cell Technology

A silicidation-induced process consideration for forming scale-down silicided junction

Tuning of Schottky barrier heights by silicidation induced impurity segregation

Silicide and Shallow Trench Isolation line width dependent stress induced junction leakage

Abnormal junction profile of silicided p/sup +//n shallow junctions: a leakage mechanism

Mechanisms for process-induced leakage in shallow silicided junctions

Similar Documents

Ultra shallow n/sup+//p junctions formed by out-diffusion from TiSi/sub 2/ with an amorphous silicon buffer layer

Mo-Silicided Low Resistance Shallow Junctions

Comparison of TiSi2 and WSI2 Silicided Shallow Junctions for Sub-Micron CMOSs

Drastic suppression of thermally induced leakage of NiSi silicided shallow junctions by pre-SALICIDE fluorine implantation

Suppression of CoSix Induced Leakage Current Using Novel Capping Process for Sub-0.10um node SRAM Cell Technology

A silicidation-induced process consideration for forming scale-down silicided junction

Tuning of Schottky barrier heights by silicidation induced impurity segregation

Silicide and Shallow Trench Isolation line width dependent stress induced junction leakage

Abnormal junction profile of silicided p/sup +//n shallow junctions: a leakage mechanism

Mechanisms for process-induced leakage in shallow silicided junctions