NDLI: Cost of Sparse Mesh Layouts Supporting Throughput Computing

Content Provider	IEEE Xplore Digital Library
Author	Forsell, M. Leppanen, V. Penttonen, M.
Copyright Year	2011
Abstract	The purpose of this paper is to estimate the cost of utilizing under populated, or sparse, networks on chip (NOC) for chip multiprocessors (CMP). In under-populated NOCs, only a portion of nodes are sources and sinks whereas the rest are simple intermediate nodes increasing communication bandwidth. Compared to dense NOCs, where all nodes can be sources and sinks of communication, the under populated NOCs can be scaled so that any degree of communication frequency of nodes can be supported. The drawback of under populated NOCs is larger network area and bigger logical diameter. GPGPU-style stream-based or high-throughput CMPs can be used to hide the effect of longer latencies. In this paper, we present layouts for mesh-based under populated networks, calculate their wire length distributions and the overall area. Moreover, we present energy consumption calculations for such networks, and show that while the network part of a CMP system based on under populated NOCs can play a major role when considering the chip area and energy consumption, it can be pushed down by increasing the number of dimensions and using meshes instead of tori. We also compare various multidimensional sparse mesh-layouts and conclude the 3-dimensional and 4-dimensional sparse meshes to be the most attractive ones for throughput computing.
Starting Page	316
Ending Page	323
File Size	986770
Page Count	8
File Format	PDF
ISBN	9781457710483
DOI	10.1109/DSD.2011.46
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-08-31
Publisher Place	Finland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Layout Wires Throughput Bandwidth Program processors Power demand Random access memory throughput computing Network on chip sparse networks layouts comparison
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DSNOC: A Hybrid Dense-Sparse Network-on-Chip Architecture for Efficient Scalable Computing

Adapting communication for adaptable processors: A multi-axis reconfiguration approach

Sparse Graph Processing with Soft-Processors

GraphMMU: Memory Management Unit for Sparse Graph Accelerators

Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture

MediaMem: A dynamically adjustable memory subsystem for high-bandwidth required multimedia SoC systems

Distributed Memory Management Units Architecture for NoC-based CMPs

Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip

Remote Execution in Distributed Memory MPSoC

Cost of Sparse Mesh Layouts Supporting Throughput Computing

Similar Documents

DSNOC: A Hybrid Dense-Sparse Network-on-Chip Architecture for Efficient Scalable Computing

Adapting communication for adaptable processors: A multi-axis reconfiguration approach

Sparse Graph Processing with Soft-Processors

GraphMMU: Memory Management Unit for Sparse Graph Accelerators

Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture

MediaMem: A dynamically adjustable memory subsystem for high-bandwidth required multimedia SoC systems

Distributed Memory Management Units Architecture for NoC-based CMPs

Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip

Remote Execution in Distributed Memory MPSoC

Cost of Sparse Mesh Layouts Supporting Throughput Computing