NDLI: A Fast Congestion-Aware Flow Control Mechanism for ID-Based Networks-on-Chip with Best-Effort Communication

Content Provider	IEEE Xplore Digital Library
Author	Haoyuan Ying Jaiswal, A. Hollstein, T. Hofmann, K.
Copyright Year	2011
Abstract	Today industry is moving towards Multi-Processor Systems on Chip (MPSoCs) to take advantage of available parallelism. But common bus architectures for MPSoCs are not suitable as communication infrastructures, due to significant reduction in system throughput. To solve this problem, many Networks-on-Chip (NoCs) architectures have been proposed and analyzed extensively with respect to latency, area and power. The congestion control in NoCs for best-effort communication has gained importance among designers because of the increasing traffic load demand. This paper presents a fast congestion-aware flow control mechanism for ID-Based NoCs with best-effort communication. The proposed method utilizes the combination of local and global control mechanisms, i.e. congestion information at the local node, where the congestion occurs, provides expected injection rates to the corresponding traffic sources. The experimental results indicate that this method can achieve approximately the same network throughput for different traffic scenarios (Hot Spot, Bit Complement and All2One). This method is at least 76% faster than the standard back-pressure mechanism in informing the sending source about the congestion problem in the network (Congestion-Aware Time). The method also shows at least 35% latency improvement (depending upon traffic scenarios) compared to standard back-pressure mechanism.
Starting Page	63
Ending Page	70
File Size	1382426
Page Count	8
File Format	PDF
ISBN	9781457710483
DOI	10.1109/DSD.2011.13
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-08-31
Publisher Place	Finland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Clocks Switches Radiation detectors Payloads Hardware Magnetic heads ID-Based NoCs Wormhole switching Congestion Control Best Effort Communication
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic Guaranteed Service Communication on Best-Effort Networks-on-Chip

Multi-mapping Meshes: A New Communicating Fabric for Networks-on-Chip

New Theory for Deadlock-Free Multicast Routing in Wormhole-Switched Virtual-Channelless Networks-on-Chip (2010)

Dynamic migratory selection strategy for adaptive routing in mesh NoCs

Fast barrier synchronization in wormhole k-ary n-cube networks with multidestination worms

Power-aware NoCs through routing and topology reconfiguration

Highly adaptive and congestion-aware routing for 3D NoCs

Congestion Control in Asynchronous, High-Speed Wormhole Routing Networks (1996)

Congestion Control in Asynchronous, High-Speed Wormhole Routing Networks (1996)

A Fast Congestion-Aware Flow Control Mechanism for ID-Based Networks-on-Chip with Best-Effort Communication

Similar Documents

Dynamic Guaranteed Service Communication on Best-Effort Networks-on-Chip

Multi-mapping Meshes: A New Communicating Fabric for Networks-on-Chip

New Theory for Deadlock-Free Multicast Routing in Wormhole-Switched Virtual-Channelless Networks-on-Chip (2010)

Dynamic migratory selection strategy for adaptive routing in mesh NoCs

Fast barrier synchronization in wormhole k-ary n-cube networks with multidestination worms

Power-aware NoCs through routing and topology reconfiguration

Highly adaptive and congestion-aware routing for 3D NoCs

Congestion Control in Asynchronous, High-Speed Wormhole Routing Networks (1996)

Congestion Control in Asynchronous, High-Speed Wormhole Routing Networks (1996)

A Fast Congestion-Aware Flow Control Mechanism for ID-Based Networks-on-Chip with Best-Effort Communication