NDLI: Hybrid greedy/face routing for ad-hoc sensor network

Please wait, while we are loading the content...

2015 Euromicro Conference on Digital System Design

2014 17th Euromicro Conference on Digital System Design

2013 Euromicro Conference on Digital System Design

2012 15th Euromicro Conference on Digital System Design

2011 14th Euromicro Conference on Digital System Design

2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools

2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools

2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools

10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)

9th EUROMICRO Conference on Digital System Design (DSD'06)

8th Euromicro Conference on Digital System Design (DSD'05)

Euromicro Symposium on Digital System Design, 2004. DSD 2004.

Proceedings of the Euromicro Symposium on Digital System Design

DSD 2004 Euromicro Symposium on Digital System Design

Proceedings of the EUROMICRO Systems on Digital System Design [title page]

Table of contents

Message from the program chair

Conference committees

Automatic mapping of parallel applications onto multi-processor platforms: a multimedia application

Reliability and power management of integrated systems

Functional validation of programmable architectures

Long term trends for embedded system design

System-level power optimization

Life-inspired systems

Implicit vs. explicit resource allocation in SMT processors

Design methodology innovations address manufacturing technology challenges: power and performance

Arithmetic coding architecture for H.264/AVC CABAC compression system

A simple micro-threaded data-driven processor

A novel signed higher-radix full-adder algorithm and implementation with current-mode multi-valued logic circuits

Memory aware HLS and the implementation of ageing vectors

A complete methodology for memory optimization in DSP applications

ASSEC: an asynchronous self-checking RISC-based processor

Investigating available instruction level parallelism for stack based machine architectures

A proposed mechanism for super-pipelined instruction-issue for ILP stack machines

Compiler-directed dynamic memory disambiguation for loop structures

Efficient method of input variable partitioning in functional decomposition based on evolutionary algorithms

Cost-efficient implementation of adaptive finite state machines

Boolean minimizer FC-min: coverage finding process

An effective solution of benchmarking problem: FSM benchmark generator and its application to analysis of state assignment methods

BDD circuit optimization for path delay fault testability

A parallel VLSI architecture for 1-Gb/s, 2048-b, rate-1/2 turbo Gallager code decoder

VLSI design of a digital RFI cancellation scheme for VDSL transceivers

Shift invert coding (SINV) for low power VLSI

Generalized analytical model for the design of irregularly shaped power planes and passives in mixed signal applications

IP-block based integration of very high performance WLAN modem

{2/sup n/ + 1, 2/sup n+k/, 2/sup n/ - 1} : a new RNS moduli set extension

Image processing algorithms on reconfigurable architecture using HandelC

Analysis and hardware design of a scalable dual JPEG-2000 entropy coder

On the packet-switched implementation of a discrete-time CNN

Partially reconfigurable matrix multiplication for area and time efficiency on FPGAs

Design and implementation of reciprocal unit using table look-up and Newton-Raphson iteration

Finite precision analysis of support vector machine classification in logarithmic number systems

Evaluation of SIMD architecture enhancement in embedded processors for MPEG-4

Memory requirement optimization with loop fusion and loop shifting

Multi-log processor - towards scalable event-driven multiprocessors

Information trans-coders in information-driven circuit synthesis

Towards behavioral synthesis of asynchronous circuits - an implementation template targeting syntax directed compilation

A constraints programming approach to communication scheduling on SoPC architectures

Easy SoC design with VC1 SystemC adapters

Multi-pipeline implementations of real-time vector DFT

Scalable and area efficient concurrent interleaver for high throughput turbo-decoders

Pipeline-level control of self-resetting pipelines

An energy-efficient adaptive multiple-issue architecture

A high speed FPGA implementation of the Rijndael algorithm

Mixed synchronous/asynchronous state memory for low power FSM design

A formal verification methodology for IP-based designs

Diminished-1 modulo 2/sup n/ + 1 squarer design

Handel-C implementation of classical component labelling algorithm

Power consumption characterization and modeling of embedded memories in XILINX

Mapping of high-level SDL models to efficient implementations for TinyOS

A heuristic for wiring-aware built-in self-test synthesis

The logarithmic checking method for on-line testing of computing circuits for processing of the approximated data

Scene management models and overlap tests for tile-based rendering

Evaluation of transient fault susceptibility in microprocessor systems

Topological BDP fault simulation method

Techniques for formal verification of digital systems: a system approach

Efficient rapid prototyping of image and video processing algorithms

A distributed arithmetic online rotator for signal processing applications

FPGA based design of the railway's interlocking equipments

CASSE: a system-level modeling and design-space exploration tool for multiprocessor systems-on-chip

Modeling a network processor using object oriented techniques

An energy-efficient network-on-chip for a heterogeneous tiled reconfigurable systems-on-chip

Interesting applications of Atmel AVR microcontrollers

A fast and well-structured multiplier

Fast reconfigurable hardware for the m-ary modular exponentiation

Towards new real-time processor: the multioperand MSB-first real-time adder

Workload simulation method for evaluation of application feasibility in a mobile multiprocessor platform

An automated methodology for low electromagnetic emissions digital circuits design

An efficient exponential algorithm with exponential convergence rate

What to adapt in a high-performance microprocessor

DCP: a new data collection protocol for Bluetooth-based sensor networks

Hybrid greedy/face routing for ad-hoc sensor network

Architecture of wireless sensor node using novel ultra-wideband modulation scheme

Phased array and adaptive antenna transceivers in wireless sensor networks

Addressing architecture for brain-like massively parallel computers

A mechanism for implementing precise exceptions in pipelined processors

Implementation of multiple-valued flip-flips using pass transistor logic [flip-flips read flip-flops]

Dynamic filter cache for low power instruction memory hierarchy

Area efficient, low power and robust design for add-compare-select units

A static low-power, high-performance 32-bit carry skip adder

A novel VLSI architecture to implement region merging algorithm for image segmentation

A threshold logic synthesis tool for RTD circuits

Euromicro Symposium on Digital System Design, 2003. Proceedings.

Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools

Proceedings Euromicro Symposium on Digital Systems Design

Hybrid greedy/face routing for ad-hoc sensor network

Content Provider	IEEE Xplore Digital Library
Author	Li, J. Gewali, L. Selvaraj, H. Muthukumar, V.
Copyright Year	2004
Description	Author affiliation: Nevada Univ., Las Vegas, NV, USA (Li, J.; Gewali, L.; Selvaraj, H.; Muthukumar, V.)
Abstract	Constructing a route connecting a source node to a destination node is one of the central problems in sensor networks and mobile computing. In this paper we consider the application of a data structure called ExtDCEL that can be very effective in implementing several location-based routing algorithms that include face routing, greedy most forward routing, and hybrid routing. The ExtDCEL data structure is very convenient for representing unit disk graphs as well as planar components. Many network properties can be computed locally when the graph is represented in ExtDCEL. In particular, we show how the popular hybrid greedy face routing algorithm can be implemented efficiently by using ExtDCEL.
Starting Page	574
Ending Page	578
File Size	347527
Page Count	5
File Format	PDF
ISBN	0769522033
DOI	10.1109/DSD.2004.1333327
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-08-31
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Data structures Mobile computing Ad hoc networks Computer networks Mobile ad hoc networks Joining processes Switches Algorithm design and analysis Computational geometry
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in