NDLI: Gate triggering: a new framework for minimizing glitch power dissipation in static CMOS ICs and its ILP-based optimization

Please wait, while we are loading the content...

2014 International Caribbean Conference on Devices, Circuits and Systems (ICCDCS)

2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS)

2008 7th International Caribbean Conference on Devices, Circuits and Systems

2006 International Caribbean Conference on Devices, Circuits and Systems

Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, 2004.

Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)

Proceedings of the 2000 Third IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.00TH8474)

Proceedings of the 2000 Third IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.00TH8474)

Low noise, high linearity and low power BiCMOS mixer for RF applications

Impact of inductance on timing characteristics of VLSI interconnects

A quadrature down converter for direct conversion receivers with high 2nd and 3rd order intercept points

An initial overdriven sense amplifier for low voltage DRAMs

A CMOS 0.8 /spl mu/m programmable charge pump for the output stage of an implantable pacemaker

Design of low emission integrated circuits

A low power 900 MHz PLL frequency synthesizer for ISM applications using 0.25 /spl mu/m BiCMOS

A CMOS low voltage, low power continuous-time biquadratic cell

VHDL-based digital circuit synthesis: a case study

Verilog-A and Verilog-AMS provides a new dimension in modeling and simulation

Real-time digit-serial decimating filter using systolic arrays and implemented in a CPLD

Low power carry lookahead adder by using dependency between generation and propagation

On chip crosstalk characterization on deep submicron buses

Analog CMOS tesla-volt multiplier circuit

Synthesis of the CCII- using the nullor concept

Switching noise due to internal gates: delay implications and modeling

A symbolic circuit analysis-oriented algorithm for finding a common tree of the current and voltage graphs

A new initial guess for sine function dedicated to sine-output direct digital frequency synthesizers

Gate triggering: a new framework for minimizing glitch power dissipation in static CMOS ICs and its ILP-based optimization

Multi-discipline, multi-scale modeling of microsystems: an overview

Radiation-stable solid state devices based on intrinsic semiconductors

A new GCP cell technology for DRAM design

A new model for aluminum interconnect fusing caused by ESD

Process considerations in reducing leakage current of PIN radiation detectors

MOSFET modeling for RF circuit design

Fundamental scaling laws of DRAM dielectrics

Microwave transistors-the last 20 years

A dynamic threshold-voltage SOI MOSFET with a stepped channel doping profile

Hydrodynamic simulation of MESFET's using the least-squares finite element method

Base dopant outdiffusion in SiGe heterojunction bipolar transistors

Role of N/sub 2/ ion implantation dose on hot carrier lifetime in deep submicron NMOS devices

Post-breakdown conduction in sub-5 nm gate oxides in MOS devices

The subthreshold-to-linear transition in submicron MOSFETs at high temperature

Comparison of floating-body effects in conventional and graded-channel fully-depleted silicon-on-insulator nMOSFETs

A new method to extract the LDD doping concentration on fully depleted SOI nMOSFET at 300 K

Characterisation of radiation effects on MOSFET using genetic algorithms

Scaling of vertical and lateral MOSFETs in the deep submicrometer range

Measurement of junction temperature in heterojunction bipolar transistors

The dynamic threshold voltage MOSFET

The threshold voltage model of a SOI-MOSFET on films with Gaussian profile

Laser interconnects based multi-FPGA system

A macro-model-based MOSFET simulator

High-voltage solar cells, combining both vertical p-n junctions in the graded band-gap layer and horizontal p-n junctions in the base layer

Spin on glass as an antireflection layer on amorphous absorption layer photodetectors

Simulation of internal distribution of microwave noise sources in a short-channel nMOSFET

An equivalent circuit model for IGBT

Temperature distributions in III-V microwave power transistors using spatially resolved photoluminescence mapping

Parallel virtual reconfigurable instrument for high accuracy ultrasound measurements

Probe detectors for mapping manufacturing defects

Active yaw control with sensorless wind speed and direction measurements for horizontal axis wind turbines

Hot-carrier luminescence measurements by means of laser scanning microscopy

AIM-Lab: a system for remote characterization of electronic devices and circuits over the Internet

A CMOS eddy current sensor for microsystems

An integrated DC-to-AC converter for electroluminescent displays

Variable structure techniques applied to sensorless speed control of permanent magnet synchronous motors

Energy minimization for dynamic supply voltage scaling using data dependent voltage level selection

Space vector applications in power systems

Sensorless speed control of the induction machine combining field oriented method and DTC

On the series connection of insulated gate power devices

Cascode monolithic switches in resonant circuit applications

Power electronics technologies for the new millennium

Noise reduction and loudness compression in a wavelet modelling of the auditory system

Area-efficient implementation of a fast square root algorithm

A method for FIR filter design based on quantization and PI technique

A new universal class of discrete non-linear basis functions

Digital processing of Raman spectra for diagnosis of atherosclerosis

A gestural control for a nonlinear sound synthesis method

A 900 MHz/1800 MHz/1900 MHz superhet receiver engaging high IF1 for image rejection

An efficient bit-wise source encoding technique based on source mapping

Bounded delay performance analysis for distributed multimedia applications under shared virtual environment

The implementation of digital signal processing for automatic recognition of radio emission type and spectrum occupancy analysis

The waveform generator based on digital signal processing

The voltage feed of a three-dimensional structure and the far field pattern, related by a single operator

Effects of tuner IQ imbalance on multicarrier-modulation systems

On the electromagnetic emissions from mobile telephones: standards, instrumentation and probes

A nonlinear theory of near-carrier phase noise in free-running oscillators

First IF sampling techniques for DVB-T receivers

Developing applications for digital TV using the M-DTV/sup TM/ platform

A total system solution for controlling low-cost television receivers

Efficient and simple hardware realization for broadband GMSK-modulators using PLD-technology to enable MPEG2-transmissions in a standard TV-channel

Versatile multistandard digital TV encoder based on programmable hardware (CPLD)

Realization of a versatile 8-VSB exciter in a single CPLD for multi-purpose digital television applications

A new video object motion estimation technique, based on evolutionary programming

Comparison of adaptive equalization methods for the ATSC and DVB-T digital television broadcast systems

Author index & addresses

Proceedings of the 1998 Second IEEE International Caracas Conference on Devices, Circuits and Systems. ICCDCS 98. On the 70th Anniversary of the MOSFET and 50th of the BJT. (Cat. No.98TH8350)

Proceedings of First International Caracas Conference on Devices, Circuits and Systems

Gate triggering: a new framework for minimizing glitch power dissipation in static CMOS ICs and its ILP-based optimization

Content Provider	IEEE Xplore Digital Library
Author	Mahapatra, N.R. Janakiraman, R.
Copyright Year	2000
Description	Author affiliation: Dept. of Comput. Sci. & Eng., State Univ. of New York, Buffalo, NY, USA (Mahapatra, N.R.)
Abstract	Glitches are an important source of power dissipation in static CMOS ICs that can contribute to as much as 70% of total power dissipation in certain cases (e.g., arithmetic modules). Although research into various aspects of glitch power dissipation has been undertaken in the past, most approaches to addressing it are ad hoc and limited in their applicability. In this paper, we propose a new framework, gate triggering, for systematically minimizing glitch power dissipation in static CMOSICs. The framework is based on the idea that glitches can be effectively minimized by triggering logic evaluation at a gate only when all of its inputs have stabilized. For this purpose, to every potentially glitchy gate is added a small amount of control logic, which, when enabled, triggers logic evaluation at the gate. A clocked delay chain is employed to generate enable signals at the proper times for all gates to be triggered. We present an integer linear programming (ILP) formulation to minimize the overheads (viz. delay element, control logic, and extra wiring) of our approach subject to a critical-path delay constraint. Application of the new approach to test circuits (such as ripple carry adder and array multiplier) in 1.2 /spl mu/ technology yields 95% or more elimination of glitch power dissipation with negligible area and timing overheads after optimization. An added advantage of the approach is that short-circuit power dissipation at all triggered gates is also minimized-short-circuit power dissipation in current standard-cell based designs can exceed 50% of the total power dissipation.
File Size	672510
File Format	PDF
ISBN	0780357663
DOI	10.1109/ICCDCS.2000.869822
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-03-17
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power dissipation Logic programming Delay Circuit testing Arithmetic Clocks Signal generators Integer linear programming Wiring Adders
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in