NDLI: Power efficient embedded processor IPs through application-specific tag compression in data caches

Content Provider	IEEE Xplore Digital Library
Author	Petrov, P. Orailoglu, A.
Copyright Year	2002
Description	Author affiliation: Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA (Petrov, P.)
Abstract	In this paper, we present a methodology for power minimization by data cache tag compression. The set of tags being accessed by the major application loops is analyzed statically during compile time and an efficient and optimal compression scheme is proposed Only a very limited number of tag bits are stored in the tag array for cache conflict identification, thus achieving a significant reduction in the number of active bitlines, sense amps, and comparator cells. The underlying hardware support for dynamically compressing the tags consists of a highly cost and power efficient programmable encoder which lies outside the cache access path, thus not affecting the processor cycle time. A detailed VLSI implementation has been performed and a number of experimental results on a set of embedded applications and numerical kernels is reported Energy dissipation decreases of up to 95% can be observed for the tag arrays, while significant energy reductions in the range of 10%-50% are observed when amortized across the overall cache subsystem.
Sponsorship	EDAA
Starting Page	1065
Ending Page	1071
File Size	286484
Page Count	7
File Format	PDF
ISBN	0769514715
ISSN	15301591
DOI	10.1109/DATE.2002.998434
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-03-04
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Technical Activities Guide -TAG Energy consumption Energy dissipation Microprocessors Computer science Data engineering Power engineering and energy Remotely operated vehicles Minimization methods Costs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power efficient embedded processor ip's through application-specific tag compression in data caches (2002).

Power Efficient Embedded Processor Ip's through Application-Specific Tag Compression in Data Caches

Power Efficient Embedded Processor IP's through Application-Specific Tag Compression in Data Caches (2002)

Tag compression for low power in dynamically customizable embedded processors

Tag compression for low power in dynamically customizable embedded processors.

Data cache energy minimizations through programmable tag size matching to the applications

Energy frugal tags in reprogrammable I-caches for application-specific embedded processors

Energy frugal tags in reprogrammable i-caches for application-specific embedded processors (2002).

Tag compression for low power in instruction caches

Power efficient embedded processor IPs through application-specific tag compression in data caches

Similar Documents

Power efficient embedded processor ip's through application-specific tag compression in data caches (2002).

Power Efficient Embedded Processor Ip's through Application-Specific Tag Compression in Data Caches

Power Efficient Embedded Processor IP's through Application-Specific Tag Compression in Data Caches (2002)

Tag compression for low power in dynamically customizable embedded processors

Tag compression for low power in dynamically customizable embedded processors.

Data cache energy minimizations through programmable tag size matching to the applications

Energy frugal tags in reprogrammable I-caches for application-specific embedded processors

Energy frugal tags in reprogrammable i-caches for application-specific embedded processors (2002).

Tag compression for low power in instruction caches

Power efficient embedded processor IPs through application-specific tag compression in data caches