NDLI: Maximizing conditional reuse by pre-synthesis transformations

Please wait, while we are loading the content...

2015 Design, Automation & Test in Europe Conference & Exhibition (DATE)

2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)

2013 Design, Automation & Test in Europe Conference & Exhibition (DATE)

2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)

2011 Design, Automation & Test in Europe

2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)

2009 Design, Automation & Test in Europe Conference & Exhibition

2008 Design, Automation and Test in Europe

2007 Design, Automation & Test in Europe Conference & Exhibition

Proceedings of the Design Automation & Test in Europe Conference

Design, Automation and Test in Europe

Proceedings Design, Automation and Test in Europe Conference and Exhibition

2003 Design, Automation and Test in Europe Conference and Exhibition

Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition

Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition

On nanoscale integration and gigascale complexity in the post .com world

Global responsibilities in SoC design

How to choose semiconductor IP? - embedded processors

Make your SOC design a winner: select the right memory IP

How to choose semiconductor IP: embedded software

IP day: how to choose semiconductor IP?

Formal verification of the Pentium/sup /spl reg//4 floating-point multiplier

Using rewriting rules and positive equality to formally verify wide-issue out-of-order microprocessors with a reorder buffer

Automatic verification of in-order execution in microprocessors with fragmented pipelines and multicycle functional units

A case study for the verification of complex timed circuits: IPCMOS

FPGA placement by thermodynamic combinatorial optimization

An enhanced Q-sequence augmented with empty-room-insertion and parenthesis trees

Arbitrary convex and concave rectilinear module packing using TCG

A test design method for floating gate defects (FGD) in analog integrated circuits

Exact grading of multiple path delay faults

Modeling techniques and tests for partial faults in memory devices

A new ATPG algorithm to limit test set size and achieve multiple detections of all faults

Low power error resilient encoding for on-chip data buses

Managing power consumption in networks on chips

Competitive analysis of dynamic power management strategies for systems with multiple power saving states

AccuPower: an accurate power estimation tool for superscalar microprocessors

IP is all about implementation and customer satisfaction

Using problem symmetry in search based satisfiability algorithms

BerkMin: A fast and robust SAT-solver

Dynamic scheduling and clustering in symbolic image computation

Wire placement for crosstalk energy minimization in address buses

Dynamic V/sub TH/ scaling scheme for active leakage power reduction

Profile-based dynamic voltage scheduling using program checkpoints

Sizing power/ground meshes for clocking and computing circuit components

A signature test framework for rapid production testing of RF circuits

Analog IP testing: diagnosis and optimization

A new design flow and testability measure for the generation of a structural test and BIST for analogue and mixed-signal circuits

Built-in dynamic current sensor for hard-to-detect faults in mixed-signal ICs

E-design based on the reuse paradigm

Internet-based collaborative test generation with MOSCITO

A two-tier distributed electronic design framework

Embedded system design based on webservices

Who owns the platform?

IP for embedded robustness

Embedded diagnosis IP

Embedded robustness IPs

Chesmin: a heuristic for state reduction in incompletely specified finite state machines

Generalized early evaluation in self-timed circuits

Dual threshold voltage domino logic synthesis for high performance with noise and power constraint

A fitting approach to generate symbolic expressions for linear and nonlinear analog circuit performance characteristics

Parameter controlled automatic symbolic analysis of nonlinear analog circuits

Constructing symbolic models for the input/output behavior of periodically time-varying systems using harmonic transfer matrices

Taylor expansion diagrams: a compact, canonical representation with applications to symbolic verification

EDA tools for RF: myth or reality?

Dynamic runtime re-scheduling allowing multiple implementations of a task for platform-based designs

Techniques to evolve a C++ based system design language

A mixed-signal design reuse methodology based on parametric behavioural models with non-ideal effects

Test structure for I/sub C/(V/sub BE/) parameter determination of low voltage applications

Global optimization applied to the oscillator problem

MEDEA+ and ITRS roadmaps

A burst-mode oriented back-end for the Balsa synthesis system

Detecting state coding conflicts in STGs using integer programming

Verifying clock schedules in the presence of crosstalk

Analysis of nonlinearities in RF front-end architectures using a modified Volterra series approach

Systematic design of a 200 MS/s 8-bit interpolating A/D converter

Bio-inspired analog VLSI design realizes programmable complex spatio-temporal dynamics on a single chip

An incremental algorithm for test generation in Illinois scan architecture based designs

Gate level fault diagnosis in scan-based BIST

An interval-based diagnosis scheme for identifying failing vectors in a scan-BIST environment

Reducing test application time through test data mutation encoding

Hardware/software trade-offs for advanced 3G channel coding

An efficient compiler technique for code size reduction using reduced bit-width ISAs

Assigning program and data objects to scratchpad for energy reduction

Networks on chip: a new paradigm for systems on chip design

Communication mechanisms for parallel DSP systems on a chip

Networks on silicon: combining best-effort and guaranteed services

EAC: a compiler framework for high-level energy estimation and optimization

Power savings in embedded processors through decode filter cache

Hardware-assisted data compression for energy minimization in systems with embedded processors

Analysis of noise avoidance techniques in DSM interconnects using a complete crosstalk noise model

Hierarchical current density verification for electromigration analysis in arbitrarily shaped metallization patterns of analog circuits

A polynomial time optimal diode insertion/routing algorithm for fixing antenna problem

Test planning and design space exploration in a core-based environment

A hierarchical test scheme for system-on-chip designs

Efficient Wrapper/TAM co-optimization for large SOCs

Beyond UML to an end-of-line functional test engine

Event model interfaces for heterogeneous system analysis

Energy-efficient mapping and scheduling for DVS enabled distributed embedded systems

A layered, codesign virtual machine approach to modeling computer systems

Automatic evaluation of the accuracy of fixed-point algorithms

Power crisis in SoC design: strategies for constructing low-power, high-performance SoC designs

A video compression case study on a reconfigurable VLIW architecture

A complete data scheduler for multi-context reconfigurable architectures

Highly scalable dynamically reconfigurable systolic ring-architecture for DSP applications

(Self-)reconfigurable finite state machines: theory and implementation

A linear-centric simulation framework for parametric fluctuations

Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio

Analog circuit sizing using adaptive worst-case parameter sets

High-frequency nonlinear amplifier model for the efficient evaluation of inband distortion under nonlinear load-pull conditions

Effective software self-test methodology for processor cores

Test resource partitioning and reduced pin-count testing based on test data compression

Improving compression ratio, area overhead, and test application time for system-on-a-chip test data compression/decompression

Problems due to open faults in the interconnections of self-checking data paths

Automatic generation of fast timed simulation models for operating systems in SoC design

Window-based susceptance models for large-scale RLC circuit analyses

A linear-centric modeling approach to harmonic balance analysis

Design automation for deepsubmicron: present and future

Panel: Reconfigurable SoC- What will it look like

Congestion-aware logic synthesis

Layout driven decomposition with congestion consideration

Improving placement under the constant delay model

Crosstalk alleviation for dynamic PLAs

Flip-flop and repeater insertion for early interconnect planning

Congestion estimation with buffer planning in floorplan design

Maze routing with buffer insertion under transition time constraints

Optimal transistor tapering for high-speed CMOS circuits

Incremental diagnosis and correction of multiple faults and errors

Test enrichment for path delay faults using multiple sets of target faults

FACTOR: a hierarchical methodology for functional test generation and testability analysis

An environment for dynamic component composition for efficient co-design

Functional verification for SystemC descriptions using constraint solving

The modelling of embedded systems using HASoC

A functional specification notation for co-design of mixed analog-digital systems

The real-time UML standard: definition and application

UML for embedded systems specification and design: motivation and overview

A UML-based design methodology for real-time and embedded systems

Minimum energy fixed-priority scheduling for variable voltage processors

Dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using slack time analysis

Extending synchronous languages for generating abstract real-time models

An interconnect-aware methodology for analog and mixed signal design, based on high bandwidth (over 40 GHz) on-chip transmission line approach

Closed-form crosstalk noise metrics for physical design applications

Formulation of low-order dominant poles for Y-matrix of interconnects

Library compatible C/sub eff/ for gate-level timing

Self-checking scheme for the on-line testing of power supply noise

Automatic modifications of high level VHDL descriptions for fault detection or tolerance

Exploiting idle cycles for algorithm level re-computing

New techniques for speeding-up fault-injection campaigns

System design for flexibility

Accurate area and delay estimators for FPGAs

A powerful system design methodology combining OCAPI and Handel-C for concept engineering

Automated concurrency re-assignment in high level system models for efficient system-level simulation

From system specification to layout: seamless top-down design methods for analog and mixed-signal applications

Memory system connectivity exploration

Performance-area trade-off of address generators for address decoder-decoupled memory

Multiple-precision circuits allocation independent of data-objects length

Efficient model reduction of linear time-varying systems via compressed transient system function

Passive constrained rational approximation algorithm using Nevanlinna-Pick interpolation

Model reduction in the time-domain using Laguerre polynomials and Krylov methods

An optimal algorithm for the automatic generation of March tests

Minimal test for coupling faults in word-oriented memories

Maximizing impossibilities for untestable fault identification

Automated modeling of custom digital circuits for test

False path elimination in quasi-static scheduling

A data analysis method for software performance prediction

A code transformation-based methodology for improving I-cache performance of DSP applications

A compiler-based approach for improving intra-iteration data reuse

European CAD from the 60's to the new millenium

Design technology for networked reconfigurable FPGA platforms

High-speed non-linear asynchronous pipelines

Single-track asynchronous pipeline templates using 1-of-N encoding

Power-manageable scheduling technique for control dominated high-level synthesis

Practical instruction set design and compiler retargetability using static resource models

Hierarchical simulation of substrate coupling in mixed-signal ICs considering the power supply network

Fast method to include parasitic coupling in circuit simulations

Accurate estimating simultaneous switching noises by using application specific device modeling

Macromodeling of digital I/O ports for system EMC assessment

Formal verification techniques: industrial status and perspectives

Low power embedded software optimization using symbolic algebra

An adaptive dictionary encoding scheme for SOC data buses

Power efficient embedded processor IPs through application-specific tag compression in data caches

Systematic power-performance trade-off in MPEG-4 by means of selective function inlining steered by address optimisation opportunities

An approach to model checking for nonlinear analog systems

Speeding up SAT for EDA

Search-based SAT using zero-suppressed BDDs

An encoding technique for low power CMOS implementations of controllers

Composition trees in finding best variable orderings for ROBDDs

A direct mapping system for datapath module and FSM implementation into LUT-based FPGAs

Concurrent and selective logic extraction with timing consideration

Improved technology mapping for PAL-based devices using a new approach to multi-output boolean functions

Efficient and effective redundancy removal for million-gate circuits

Visualisation of partial order models in VLSI design flow

High-level modeling and design of asynchronous arbiters for on-chip communication systems

Reducing cache access energy in array-intensive applications

The use of runtime configuration capabilities for network embedded systems

A SAT solver using software and reconfigurable hardware

A new time model for the specification, design, validation and synthesis of embedded real-time systems

Improved constraints for multiprocessor system scheduling

Maximizing conditional reuse by pre-synthesis transformations

Control circuit templates for asynchronous bundled-data pipelines

Transforming arbitrary structures into topologically equivalent slicing structures

A new formulation for SOC floorplan area minimization problem

Non-rectangular shaping and sizing of soft modules in floorplan design

EZ encoding: a class of irredundant low power codes for data address and multiplexed address buses

Estimation of power consumption in encoded data buses

Optimization techniques for design of general and feedback linear analog amplifiers with symbolic analysis

Critical comparison among some analog fault diagnosis procedures based on symbolic techniques

The selective pull-up (SP) noise immunity scheme for dynamic circuits

Substrate parasitic extraction for RF integrated circuits

A complete phase-locked loop power consumption model

Statistical timing driven partitioning for VLSI circuits

DAISY-CT: a high-level simulation tool for continuous-time /spl Delta//spl Sigma/ modulators

Simple and efficient approach for shunt admittance parameters calculations of VLSI on-chip interconnects on semiconducting substrate

Compact macromodel for lossy coupled transmission lines

An EMC-compliant design method for high-density integrated circuits

Finding a common fault response for diagnosis during silicon debug

I/sub DDT/ testing of embedded CMOS SRAMs

Fault detection and diagnosis using wavelet based transient current analysis

An efficient test and diagnosis scheme for the feedback type of analog circuits with minimal added circuits

On the use of an oscillation-based test methodology for CMOS micro-electro-mechanical systems

Directed-binary search in logic BIST diagnostics

An evolutionary approach to the design of on-chip pseudorandom test pattern generators

Fault isolation using tests for non-isolated blocks

A heuristic for test scheduling at system level

Formulation of SOC test scheduling as a network transportation problem

A novel methodology for the concurrent test of partial and dynamically reconfigurable SRAM-based FPGAs

Efficient on-line testing method for a floating-point iterative array divider

An instruction-level methodology for power estimation and optimization of embedded VLIW cores

The Fraunhofer Knowledge Network (FKN) for training in critical design disciplines

Comparative analysis and application of data repository infrastructure for collaboration-enabled distributed design environments

FlexBench: reuse of verification IP to increase productivity

Mappability estimation of architecture and algorithm

Behavioural modelling of operational amplifier faults using VHDL-AMS

A parallel LCC simulation system

Error simulation based on the SystemC design description language

Towards a kernel language for heterogenous computing

Top-down system level design methodology using SpecC, VCC and SystemC

Automatic topology-based identification of instruction-set extensions for embedded processors

Steady state calculation of oscillators using continuation methods

Automated optimal design of switched-capacitor filters

On-chip inductance models: 3D or not 3D?

Data reuse exploration techniques for loop-dominated applications

An energy estimation method for asynchronous circuits with application to an asynchronous microprocessor

Power-efficient trace caches

Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001

Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)

Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078)

Proceedings Design, Automation and Test in Europe

Maximizing conditional reuse by pre-synthesis transformations

Content Provider	IEEE Xplore Digital Library
Author	Penalba, O. Mendias, J.M. Hermida, R.
Copyright Year	2002
Description	Author affiliation: Dept. Arquitectura de Computadores y Automatica, Univ. Complutense de Madrid, Spain (Penalba, O.)
Abstract	The property called mutual exclusiveness, responsible for the degree of conditional reuse achievable after a high-level synthesis (HLS) process, is intrinsic to the systems behavior. However, sometimes it is only partially reflected in the actual description written by a designer. Our algorithm performs a transformation of the input description that exploits the maximum conditional reuse of the behavior, independently of description style, allowing the HLS tools to obtain circuits with less area.
Sponsorship	EDAA
File Size	196251
File Format	PDF
ISBN	0769514715
ISSN	15301591
DOI	10.1109/DATE.2002.998453
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-03-04
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	High level synthesis Circuits Algorithm design and analysis Data analysis Performance analysis Processor scheduling Design automation Automatic testing Europe
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in