NDLI: Hitachi - PA/50, SH Series Microcontroller

Content Provider	IEEE Xplore Digital Library
Author	Nishimukai, T.
Copyright Year	1994
Description	Author affiliation: Central Research Laboratory, Hitachi, Ltd., Tokyo, Japan (Nishimukai, T.)
Abstract	Design methodologies for Hitachi's RISC microprocessors and microcontrollers are discussed. One of the processors is a high-end PA-RISCTM. The others, the PA/50 and the SH series microcontroller, are low power and low cost processors. Low cost processors require small chip sizeand short design time. To shorten the architecture level design time, we have developed a RT-level behavior simulation tool based on C language. And to reduce the total design time, we use a gate-level synthesis program from the behavior model description. This approach resulted in the low power 42 MIPS/W PA-RISCTM processor (the PA/50, which run at a 33 MHz clock rate) being completed within 15months. Another approach to minimizing chip size while maintaining high performance is to reduce the design turnaround time by using microcode instead of direct wired logic design. We wrote 480-word microcodes equivalent to a 5.8K transistor logic. After assigning the control stages for the microcode fields, we used an in-house logic synthesis and optimized for performance and chip size. The CPU core of the SH series microcontroller occupies only 8 mm2 including CPU core and multiplier circuit. The processor reaches 16 MIPS at 20 MHz. It took 17 man-months to realize a minimum 8 mm2 chip. The total control logic consists of 27 thousand transistors.
Starting Page	592
Ending Page	593
File Size	93543
Page Count	2
File Format	PDF
ISBN	0897916530
ISSN	0738100X
DOI	10.1109/DAC.1994.204172
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-06-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Microcontrollers Logic design Permission Clocks Computational modeling Logic gates Circuit synthesis Laboratories Trademarks Design automation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hitachi-PA/50, SH series microcontroller

Cycle-true simulation of the ST10 microcontroller

Functional analysis of circuits under timing variations

Functional block design using VHDL simulation and synthesis

Delay-insensitive synthesis of the MCS 251 microcontroller core for low power applications

Developments in Computer Simulation of Gate Level Physical Logic - a Tutorial

An Effort-Minimized DFT Scheme for Microcontroller Aimed at In-System Test

Predictable, low-power arithmetic logic unit for the 8051 microcontroller using asynchronous logic

Design of a high performance microcontroller

Hitachi - PA/50, SH Series Microcontroller

Similar Documents

Hitachi-PA/50, SH series microcontroller

Cycle-true simulation of the ST10 microcontroller

Functional analysis of circuits under timing variations

Functional block design using VHDL simulation and synthesis

Delay-insensitive synthesis of the MCS 251 microcontroller core for low power applications

Developments in Computer Simulation of Gate Level Physical Logic - a Tutorial

An Effort-Minimized DFT Scheme for Microcontroller Aimed at In-System Test

Predictable, low-power arithmetic logic unit for the 8051 microcontroller using asynchronous logic

Design of a high performance microcontroller

Hitachi - PA/50, SH Series Microcontroller