NDLI: Performance-Driven Interconnect Design Based on Distributed RC Delay Model

Content Provider	IEEE Xplore Digital Library
Author	Cong, J. Kwok-Shing Leung Dian Zhou
Copyright Year	1993
Description	Author affiliation: Department of Computer Science, University of California, Los Angeles, Los Angeles, CA (Cong, J.)
Abstract	In this paper, we study the interconnect design problem under a distributed RC delay model. We study the impact of technology factors on the interconnect designs and present general formulations of the interconnect topology design and wiresizing problems. We show that interconnect topology optimization can be achieved by computing optimal generalized rectilinear Steiner arborescences and we present an efficient algorithm which yields optimal or near-optimal solutions. We reveal several important properties of optimal wire width assignments and present a polynomial time optimal wiresizing algorithm. Extensive experimental results indicate that our approach significantly outperforms other routing methods for high-performance IC and MCM designs. Our interconnect designs reduce the interconnection delays by up to 66% as compared to those by the best known Steiner tree algorithm.
Starting Page	606
Ending Page	611
File Size	503976
Page Count	6
File Format	PDF
ISBN	0897915771
ISSN	0738100X
DOI	10.1109/DAC.1993.204019
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-06-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Integrated circuit interconnections Routing Topology Wire Polynomials Delay lines Design optimization Computer science Fabrication Frequency
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance-Driven Interconnect Design Based on Distributed RC Delay Model (1993)

Performance-Driven Interconnect Design Based on Distributed RC Delay Model (1993)

A buffer planning algorithm with congestion optimization

Optimal wiresizing under the distributed Elmore delay model

RC Interconnect Optimization under the Elmore Delay Model

Buffer block planning for interconnect-driven floorplanning

Performance-driven interconnect design based on distributed RC delay model

An interconnect topology optimization by a tree transformation

Formulae for performance optimization and their applications to interconnect-driven floorplanning

Performance-Driven Interconnect Design Based on Distributed RC Delay Model

Similar Documents

Performance-Driven Interconnect Design Based on Distributed RC Delay Model (1993)

Performance-Driven Interconnect Design Based on Distributed RC Delay Model (1993)

A buffer planning algorithm with congestion optimization

Optimal wiresizing under the distributed Elmore delay model

RC Interconnect Optimization under the Elmore Delay Model

Buffer block planning for interconnect-driven floorplanning

Performance-driven interconnect design based on distributed RC delay model

An interconnect topology optimization by a tree transformation

Formulae for performance optimization and their applications to interconnect-driven floorplanning

Performance-Driven Interconnect Design Based on Distributed RC Delay Model