NDLI: Fault-simulation based design error diagnosis for sequential circuits

Content Provider	IEEE Xplore Digital Library
Author	Shi-Yu-Huang Kwang-Ting Cheng Kuang-Chien Chen Lu, J.-Y.J.
Copyright Year	1998
Description	Author affiliation: Nat. Semicond. Corp., Santa Clara, CA, USA (Shi-Yu-Huang)
Abstract	This paper addresses the problem of locating design errors in a sequential circuit. For single-error circuits, we consider a signal f as a potential error source only if the circuit can be completely rectified by re-synthesizing f (i.e., changing the function of signal f). In order to handle larger circuits, we do not rely on Binary Decision Diagram. Instead, we search for potential error sources by a modified sequential fault simulation process. The main contributions of this paper are two-fold: (1) we derive the necessary and sufficient condition of whether an erroneous input sequence (i.e., an input sequence producing erroneous responses) can be corrected by changing the function of a particular internal signal; and (2) we propose a modified fault simulation procedure to check this condition. Our approach does not rely on any error model, and thus, is suitable for general types of errors. Furthermore, it can be easily extended to identify multiple errors. Experimental results on ISCAS89 benchmark circuits are presented to demonstrate its capability.
Starting Page	632
Ending Page	637
File Size	724080
Page Count	6
File Format	PDF
ISBN	0897919645
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-06-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Circuit faults Fault diagnosis Sequential circuits Circuit simulation Error correction Permission Data structures Boolean functions Sufficient conditions Birth disorders
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Redundancy identification and removal based on implicit state enumeration

Identifying sequentially untestable faults using illegal states

Soft Error Rate Analysis for Sequential Circuits

Error diagnosis of sequential circuits using region-based model

Symbolic Fault Simulation for Sequential Circuits and the Multiple Observation Time Test Strategy

HTDD based parallel fault simulator

Error correction based on verification techniques

A satisfiability-based test generator for path delay faults in combinational circuits

A hybrid fault simulator for synchronous sequential circuits

Fault-simulation based design error diagnosis for sequential circuits

Similar Documents

Redundancy identification and removal based on implicit state enumeration

Identifying sequentially untestable faults using illegal states

Soft Error Rate Analysis for Sequential Circuits

Error diagnosis of sequential circuits using region-based model

Symbolic Fault Simulation for Sequential Circuits and the Multiple Observation Time Test Strategy

HTDD based parallel fault simulator

Error correction based on verification techniques

A satisfiability-based test generator for path delay faults in combinational circuits

A hybrid fault simulator for synchronous sequential circuits

Fault-simulation based design error diagnosis for sequential circuits